{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,17]],"date-time":"2026-08-17T15:39:03Z","timestamp":1786981143007,"version":"3.56.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2021,3,24]],"date-time":"2021-03-24T00:00:00Z","timestamp":1616544000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,3,24]],"date-time":"2021-03-24T00:00:00Z","timestamp":1616544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Speech Technol"],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1007\/s10772-021-09824-0","type":"journal-article","created":{"date-parts":[[2021,3,24]],"date-time":"2021-03-24T12:04:11Z","timestamp":1616587451000},"page":"561-565","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["Design of MAC unit for digital filters in signal processing and communication"],"prefix":"10.1007","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9395-9274","authenticated-orcid":false,"given":"Basavoju","family":"Harish","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M. S. S.","family":"Rukmini","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Sivani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2021,3,24]]},"reference":[{"key":"9824_CR1","doi-asserted-by":"crossref","unstructured":"Abdelgawad, A. (2013). Low power multiply accumulate unit (MAC) for future wireless sensor networks. In Proceedings of the IEEE sensors applications symposium (pp. 129\u2013132), Galveston, TX, USA.","DOI":"10.1109\/SAS.2013.6493571"},{"key":"9824_CR2","doi-asserted-by":"crossref","unstructured":"Abdelgawad, A., & Bayoumi, M. (2007). High speed and area-efficient multiply accumulate (MAC) unit for digital signal processing applications. In Proceedings of the IEEE international symposium on circuits and system (pp. 3199\u20133202), New Orleans, LA, USA.","DOI":"10.1109\/ISCAS.2007.378152"},{"key":"9824_CR3","doi-asserted-by":"crossref","unstructured":"Ahmed, H. O., Ghoneima, M., & Dessouky, M. (2018). Concurrent MAC unit design using VHDL for deep learning networks on FPGA. In Proceedings of the IEEE symposium on computer applications industrial electronics (ISCAIE) (pp. 31\u201336), Penang, Malaysia.","DOI":"10.1109\/ISCAIE.2018.8405440"},{"issue":"4","key":"9824_CR4","doi-asserted-by":"publisher","first-page":"593","DOI":"10.7763\/IJCTE.2013.V5.756","volume":"5","author":"P Aliparast","year":"2013","unstructured":"Aliparast, P., Koozehkanani, Z. D., & Nazari, F. (2013). An ultra high speed digital 4\u20132 compressor in 65-nm CMOS. International Journal of Computer Theory and Engineering, 5(4), 593\u2013597.","journal-title":"International Journal of Computer Theory and Engineering"},{"key":"9824_CR5","doi-asserted-by":"crossref","unstructured":"Asif, S., & Kong, Y. (2015). Design of an algorithmic wallace multiplier using high speed counters. In Proceedings of the 10th international conference on computer engineering & systems (ICCES) (pp. 133\u2013138), Cairo, Egypt.","DOI":"10.1109\/ICCES.2015.7393033"},{"key":"9824_CR6","doi-asserted-by":"crossref","unstructured":"Camus, V., Enz, C., & Verhelst, M. (2019). Survey of precision-scalable multiply-accumulate units for neural-network processing. In Proceedings of the IEEE international conference on artificial intelligence circuits and systems (AICAS) (pp. 57\u201361), Hsinchu, Taiwan.","DOI":"10.1109\/AICAS.2019.8771610"},{"key":"9824_CR7","volume-title":"Digital arithmetic","author":"MD Ercegovac","year":"2003","unstructured":"Ercegovac, M. D., & Lang, T. (2003). Digital arithmetic. Morgan Kaufmann."},{"key":"9824_CR8","doi-asserted-by":"publisher","unstructured":"Harish, B., Sivani, K., Rukmini, M. S. S. (2017). Performance comparison of various CMOS full adders. In 2017 international conference on energy, communication, data analytics and soft computing (ICECDS) (pp. 3789\u20133792), Chennai. https:\/\/doi.org\/10.1109\/ICECDS.2017.8390172.","DOI":"10.1109\/ICECDS.2017.8390172"},{"key":"9824_CR9","doi-asserted-by":"publisher","unstructured":"Harish, B., Sivani, K., & Rukmini, M. S. S. (2019). Design and performance comparison among various types of adder topologies. In 2019 3rd international conference on computing methodologies and communication (ICCMC) (pp. 725\u2013730), Erode, India. https:\/\/doi.org\/10.1109\/ICCMC.2019.8819779.","DOI":"10.1109\/ICCMC.2019.8819779"},{"issue":"7","key":"9824_CR10","first-page":"3508","volume":"10","author":"B Harish","year":"2020","unstructured":"Harish, B., Sivani, K., & Rukmini, M. S. S. (2020a). Design of high speed efficient parallel prefix Brent-Kung Adder architecture. Journal of Green Engineering, 10(7), 3508\u20133519.","journal-title":"Journal of Green Engineering"},{"issue":"05","key":"9824_CR11","first-page":"753","volume":"29","author":"B Harish","year":"2020","unstructured":"Harish, B., Sivani, K., & Rukmini, M. S. S. (2020b). Implementation of frequency efficient multiplexer based CORDIC on FPGA. International Journal of Advanced Science and Technology, 29(05), 753\u2013762.","journal-title":"International Journal of Advanced Science and Technology"},{"issue":"12","key":"9824_CR12","doi-asserted-by":"publisher","first-page":"3073","DOI":"10.1109\/TCSI.2010.2091191","volume":"57","author":"TT Hoang","year":"2010","unstructured":"Hoang, T. T., Sjalander, M., & Larsson-Edefors, P. (2010). A high-speed, energy efficient two-cycle multiply-accumulate (MAC) architecture and its application to a double-throughput MAC unit. IEEE Transactions on Circuits and Systems I, Regular Papers, 57(12), 3073\u20133081.","journal-title":"IEEE Transactions on Circuits and Systems I, Regular Papers"},{"issue":"7","key":"9824_CR13","doi-asserted-by":"publisher","first-page":"934","DOI":"10.3923\/jas.2015.934.946","volume":"15","author":"P Jebashini","year":"2015","unstructured":"Jebashini, P., Uma, R., Dhavachelv, P., & Wye, H. K. (2015). A survey and comparative analysis of multiply-accumulate (MAC) block for digital signal processing application on ASIC and FPGA. Journal of Applied Sciences, 15(7), 934\u2013946.","journal-title":"Journal of Applied Sciences"},{"key":"9824_CR14","doi-asserted-by":"crossref","unstructured":"Liebig, B., Huthmann, J., & Koch, A. (2013). Architecture exploration of high-performance floating point fused multiply-add units and their automatic use in high-level synthesis. In Proceedings of the international symposium on parallel and distributed processing, workshops PhD forum (pp. 134\u2013143), Cambridge, MA, USA.","DOI":"10.1109\/IPDPSW.2013.106"},{"issue":"10","key":"9824_CR15","doi-asserted-by":"publisher","first-page":"689","DOI":"10.1109\/82.539001","volume":"43","author":"C Nagendra","year":"1996","unstructured":"Nagendra, C., Irwin, M. J., & Owens, R. M. (1996). Area-time-power tradeoffs in parallel adders. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 43(10), 689\u2013702.","journal-title":"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"},{"key":"9824_CR16","doi-asserted-by":"crossref","unstructured":"Narendra, C. P., & Kumar, K. M. R. (2015). Low power compressor based MAC architecture for DSP applications. In Proceedings of the IEEE international conference on signal processing, informatics, communication and energy systems (SPICES) (pp. 1\u20135), Kozhikode, India.","DOI":"10.1109\/SPICES.2015.7091393"},{"key":"9824_CR17","doi-asserted-by":"crossref","unstructured":"Patil, P. A., & Kulkarni, C. (2018). A survey on multiply accumulate unit. In Proceedings of the 4th international conference on computing communication control and automation (ICCUBEA) (pp. 1\u20135), Pune, India.","DOI":"10.1109\/ICCUBEA.2018.8697705"},{"key":"9824_CR18","doi-asserted-by":"crossref","unstructured":"Pilato, L., Saponara, S., & Fanucci, L. (2016). Performance of digital adder architectures in 180 nm CMOS standard-cell technology. In Proceedings of the international conference on applied electronics (AE) (pp. 211\u2013214), Pilsen, Czech Republic.","DOI":"10.1109\/AE.2016.7577275"},{"issue":"9","key":"9824_CR19","doi-asserted-by":"publisher","first-page":"1710","DOI":"10.1109\/TVLSI.2014.2355854","volume":"23","author":"A Rezai","year":"2015","unstructured":"Rezai, A., & Keshavarzi, P. (2015). High-throughput modular multiplication and exponentiation algorithms using multibit scan multibit shift technique. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(9), 1710\u20131719.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"9824_CR20","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1016\/j.mejo.2016.07.012","volume":"55","author":"A Rezai","year":"2016","unstructured":"Rezai, A., & Keshavarzi, P. (2016). High-performance scalable architecture for modular multiplication using a new digit-serial computation. Microelectronics Journal, 55, 169\u2013178.","journal-title":"Microelectronics Journal"},{"key":"9824_CR21","doi-asserted-by":"crossref","unstructured":"Saini, J., Agarwal, S., & Kansal, A. (2015). Performance, analysis and comparison of digital adders. In Proceedings of the international conference advanced computer engineering applications (pp. 81\u201383), Ghaziabad, India.","DOI":"10.1109\/ICACEA.2015.7164650"},{"key":"9824_CR22","doi-asserted-by":"crossref","unstructured":"Stelling, P. F., & Oklobdzija, V. G. (1997). Implementing multiply-accumulate operation in multiplication time. In Proceedings of the 13th IEEE symposium on computer arithmetic (pp. 99\u2013106), Asilomar, CA, USA.","DOI":"10.1109\/ARITH.1997.614884"},{"key":"9824_CR23","doi-asserted-by":"crossref","unstructured":"Swee, K. L. S., & Hiung, L. H. (2012). Performance comparison review of 32-bit multiplier designs. In Proceedings of the 4th international conference intelligent and advanced systems (ICIAS) (pp. 836\u2013841), Kuala Lumpur, Malaysia.","DOI":"10.1109\/ICIAS.2012.6306130"},{"key":"9824_CR24","doi-asserted-by":"crossref","unstructured":"Townsend, W. J., Swartzlander, E. E., & Abraham, J. A. (2003). A comparison of Dadda and Wallace multiplier delays. In Proceedings of the SPIE annual meeting and international symposium on optical science and technology (pp. 552\u2013560), San Diego, CA, USA.","DOI":"10.1117\/12.507012"},{"key":"9824_CR25","doi-asserted-by":"crossref","unstructured":"Tung, C. W., & Huang, S. H. (2019). Low-power high-accuracy approximate multiplier using approximate high-order compressors. In Proceedings of the 2nd international conference on communication engineering and technology (ICCET) (pp. 163\u2013167), Nagoya, Japan.","DOI":"10.1109\/ICCET.2019.8726875"},{"issue":"2","key":"9824_CR26","first-page":"226","volume":"66","author":"A Wahba","year":"2017","unstructured":"Wahba, A., & Fahmy, H. (2017). Area efficient and fast combined binary\/decimal floating point fused multiply add unit. IEEE Transactions on Computers, 66(2), 226\u2013239.","journal-title":"IEEE Transactions on Computers"}],"container-title":["International Journal of Speech Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10772-021-09824-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10772-021-09824-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10772-021-09824-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,10]],"date-time":"2022-08-10T07:42:17Z","timestamp":1660117337000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10772-021-09824-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,24]]},"references-count":26,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2022,9]]}},"alternative-id":["9824"],"URL":"https:\/\/doi.org\/10.1007\/s10772-021-09824-0","relation":{},"ISSN":["1381-2416","1572-8110"],"issn-type":[{"value":"1381-2416","type":"print"},{"value":"1572-8110","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3,24]]},"assertion":[{"value":"9 September 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 March 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 March 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}