{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,3]],"date-time":"2025-01-03T20:40:06Z","timestamp":1735936806594,"version":"3.32.0"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2005,10,1]],"date-time":"2005-10-01T00:00:00Z","timestamp":1128124800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2005,10]]},"DOI":"10.1007\/s10836-005-0335-9","type":"journal-article","created":{"date-parts":[[2005,8,25]],"date-time":"2005-08-25T11:04:45Z","timestamp":1124967885000},"page":"485-494","source":"Crossref","is-referenced-by-count":0,"title":["Incremental Design Debugging in a Logic Synthesis Environment"],"prefix":"10.1007","volume":"21","author":[{"given":"Andreas","family":"Veneris","sequence":"first","affiliation":[]},{"given":"Jiang Brandon","family":"Liu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"335_CR1","doi-asserted-by":"crossref","unstructured":"E.J. Aas, K. Klingsheim, and T. Steen, \u201cQuantifying Design Quality: A Model and Design Experiments,\u201d in Proc. of EURO\u2013ASIC, 1992, pp. 172\u2013177.","DOI":"10.1109\/EUASIC.1992.228029"},{"key":"335_CR2","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1109\/43.3141","volume":"7","author":"M.S. Abadir","year":"1988","unstructured":"M.S. Abadir, J. Ferguson, and T.E. Kirkland, \u201cLogic Verification Via Test Generation,\u201d IEEE Trans. on CAD, vol. 7, pp. 138\u2013148, 1988.","journal-title":"IEEE Trans. on CAD"},{"key":"335_CR3","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1109\/MDT.1984.5005582","volume":"1","author":"M. Abramovici","year":"1984","unstructured":"M. Abramovici, P.R. Menon, and D.T. Miller, \u201cCritical Path Tracing: An Alternative to Fault Simulation,\u201d IEEE Design and Test of Computers, vol. 1, pp. 89\u2013 93, 1984.","journal-title":"IEEE Design and Test of Computers"},{"key":"335_CR4","doi-asserted-by":"crossref","first-page":"575","DOI":"10.1023\/A:1008302118244","volume":"16","author":"H.A. Asaad","year":"2000","unstructured":"H.A. Asaad and J. Hayes, \u201cLogic Design Validation via Simulation and Automatic Test Pattern Generation,\u201d Journal of Electronic Testing: Theory and Applications, Kluwer Academic Publishers, vol. 16, pp. 575\u2013589, 2000.","journal-title":"Journal of Electronic Testing: Theory and Applications, Kluwer Academic Publishers"},{"key":"335_CR5","doi-asserted-by":"crossref","unstructured":"V. Boppana and M. Fujita, \u201cModeling the unknown!Towards model-independent fault and error diagnosis,\u201d in Proc. of Int\u2019l Test Conference, 1998, pp. 1094\u20131101.","DOI":"10.1109\/TEST.1998.743310"},{"issue":"8","key":"335_CR6","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C\u201335","author":"R.E. Bryant","year":"1986","unstructured":"R.E. Bryant, \u201cGraph\u2013Based Algorithms for Boolean Function Manipulation,\u201d IEEE Trans. on Computers, vol. C\u201335, no. 8, pp. 677\u2013691, 1986.","journal-title":"IEEE Trans. on Computers"},{"issue":"2","key":"335_CR7","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1109\/92.585227","volume":"5","author":"P.Y. Chung","year":"1997","unstructured":"P.Y. Chung and I.N. Hajj, \u201cDiagnosis and Correction of Multiple Design Errors in Digital Circuits,\u201d IEEE Trans. on VLSI Systems, vol. 5, no. 2, pp. 233\u2013237, 1997.","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"335_CR8","doi-asserted-by":"crossref","unstructured":"D.V. Campenhout, J.P. Hayes, and T. Mudge \u201cCollection and Analysis of Microprocessor Design Errors,\u201d IEEE Design and Test of Computers, pp. 51\u201360, 2000.","DOI":"10.1109\/54.895006"},{"key":"335_CR9","doi-asserted-by":"crossref","unstructured":"I. Hamzaoglu and J.H. Patel \u201cNew Techniques for Deterministic Test Pattern Generation,\u201d in Proc. IEEE VLSI Test Symposium, 1998, pp. 446\u2013452.","DOI":"10.1109\/VTEST.1998.670910"},{"key":"335_CR10","doi-asserted-by":"crossref","unstructured":"N. Sridhar and M.S. Hsiao, \u201cOn Efficient Error Diagnosis of Digital Circuits,\u201d in Proc. of Int\u2019l Test Conference, 2001, pp. 678\u2013687.","DOI":"10.1109\/TEST.2001.966688"},{"key":"335_CR11","doi-asserted-by":"crossref","unstructured":"S.Y. Huang, K.C. Chen, and K.T. Cheng, \u201cError Correction Based on Verification Techniques,\u201d in Proc. of ACM\/IEEE Design Automation Conf., 1996, pp. 258\u2013261.","DOI":"10.1145\/240518.240566"},{"issue":"9","key":"335_CR12","doi-asserted-by":"crossref","first-page":"1341","DOI":"10.1109\/43.784125","volume":"18","author":"S.Y. Huang","year":"1999","unstructured":"S.Y. Huang and K.T. Cheng, \u201cErrorTracer: Design Error Diagnosis Based on Fault Simulation Techniques,\u201d IEEE Trans. on Computer\u2013Aided Design, vol. 18, no. 9, pp. 1341\u20131352, 1999.","journal-title":"IEEE Trans. on Computer\u2013Aided Design"},{"key":"335_CR13","unstructured":"H.R. Lewis and C. Papadimitriou, Elements of Theory of Computation, Prentice-Hall, 1981."},{"key":"335_CR14","doi-asserted-by":"crossref","unstructured":"C.C. Lin, K.C. Chen, S.C. Chang, M. Marek-Sadowska, and K.T. Cheng, \u201cLogic synthesis for engineering change,\u201d in Proc. of ACM\/IEEE Design Automation Conf., 1995, pp. 647\u2013 652.","DOI":"10.1145\/217474.217604"},{"key":"335_CR15","doi-asserted-by":"crossref","unstructured":"D. Nayak and D.M.H. Walker, \u201cSimulation-Based Error Diagnosis and Correction in Combinational Digital Circuits,\u201d in Proc. IEEE VLSI Test Symposium, 1999, pp. 70\u201378.","DOI":"10.1109\/VTEST.1999.766649"},{"key":"335_CR16","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1109\/43.370421","volume":"14","author":"I. Pomeranz","year":"1995","unstructured":"I. Pomeranz and S.M. Reddy, \u201cOn Correction of Multiple Design Errors,\u201d IEEE Trans. on CAD, vol. 14, pp. 255\u2013264, 1995.","journal-title":"IEEE Trans. on CAD"},{"key":"335_CR17","doi-asserted-by":"crossref","unstructured":"A. Smith, A. Veneris, and A. Viglas, \u201cDesign Diagnosis Using Boolean Satisfiability,\u201d in Proc. of IEEE Asian-South Pacific Design Automation Conference, 2004, pp. 218\u2013 223.","DOI":"10.1109\/ASPDAC.2004.1337569"},{"issue":"12","key":"335_CR18","doi-asserted-by":"crossref","first-page":"1803","DOI":"10.1109\/43.811329","volume":"18","author":"A. Veneris","year":"1999","unstructured":"A. Veneris and I.N. Hajj, \u201cDesign Error Diagnosis and Correction Via Test Vector Simulation,\u201d IEEE Trans. on Computer\u2013Aided Design, vol. 18, no. 12, pp. 1803\u20131816, 1999.","journal-title":"IEEE Trans. on Computer\u2013Aided Design"},{"key":"335_CR19","doi-asserted-by":"crossref","unstructured":"A. Veneris, J. Liu, M. Amiri, and M.S. Abadir, \u201cIncremental Diagnosis and Debugging of Multiple Faults and Errors,\u201d in Proc. of Design and Test in Europe, 2002, pp. 716\u2013721.","DOI":"10.1109\/DATE.2002.998378"},{"key":"335_CR20","doi-asserted-by":"crossref","unstructured":"J.B. Liu, A. Veneris, and H. Takahashi, \u201cIncremental Diagnosis for Multiple Open-Interconnects,\u201d in Proc. of Int\u2019l Test Conference, 2002, pp. 1085\u20131092.","DOI":"10.1109\/TEST.2002.1041865"},{"key":"335_CR21","doi-asserted-by":"crossref","unstructured":"S. Venkataraman and W.K. Fuchs, \u201cA deductive technique for diagnosis of bridging faults,\u201d in Proc. IEEE\/ACM Int\u2019l Conf. on Computer Aided Design, 1997, pp. 562\u2013567.","DOI":"10.1109\/ICCAD.1997.643595"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-0335-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-0335-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-0335-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,3]],"date-time":"2025-01-03T20:18:58Z","timestamp":1735935538000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-0335-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,10]]},"references-count":21,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2005,10]]}},"alternative-id":["335"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-0335-9","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2005,10]]}}}