{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,3]],"date-time":"2025-01-03T05:39:03Z","timestamp":1735882743776,"version":"3.32.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2005,8,1]],"date-time":"2005-08-01T00:00:00Z","timestamp":1122854400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2005,8]]},"DOI":"10.1007\/s10836-005-0838-4","type":"journal-article","created":{"date-parts":[[2005,7,29]],"date-time":"2005-07-29T15:01:07Z","timestamp":1122649267000},"page":"377-389","source":"Crossref","is-referenced-by-count":6,"title":["Self-Checking Voter for High Speed TMR Systems"],"prefix":"10.1007","volume":"21","author":[{"given":"Jos\u00e9 Manuel","family":"Cazeaux","sequence":"first","affiliation":[]},{"given":"Daniele","family":"Rossi","sequence":"additional","affiliation":[]},{"given":"Cecilia","family":"Metra","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"838_CR1","unstructured":"2003 International Technology Roadmap for Semiconductors. http:\/\/public.itrs.net\/."},{"key":"838_CR2","unstructured":"W.C. Carter and P.R. Schneider, \u201cDesign of Dynamically Checked Computers,\u201d in Proc. IFIP \u201868, Edinburgh, Scotland, 1968, pp. 878\u2013883."},{"key":"838_CR3","doi-asserted-by":"crossref","unstructured":"A. Casimiro, M. Simoes, M. Santos, I. Teixeira, and J.P. Teixeira, \u201cExperiments on Bridging Fault Analysis and Layout-Level DFT for CMOS Designs,\u201d in Proc. of IEEE Int. Work. on Defect and Fault Tolerance in VLSI Systems, 1993, pp. 109\u2013116.","DOI":"10.1109\/DFTVS.1993.595718"},{"key":"838_CR4","doi-asserted-by":"crossref","unstructured":"J.M. Cazeaux, D. Rossi, and C. Metra. \u201cNew High Speed CMOS Self-Checking Voter,\u201d in Proc. of IEEE Int. On-Line Testing Symp., 2004, pp. 58\u201363.","DOI":"10.1109\/OLT.2004.1319660"},{"key":"838_CR5","unstructured":"A. Dharchoudhury, S. Kang, H. Cha, and J.H. Patel, Fast Timing Simulation of Transient Faults in Digital Circuits, 1994."},{"key":"838_CR6","doi-asserted-by":"crossref","unstructured":"M. Favalli and C. Metra, \u201cTMR Voting in the Presence of Crosstalk Faults at the Voter Inputs,\u201d IEEE Trans. on Reliability, Sep. 2004, pp. 342\u2013348.","DOI":"10.1109\/TR.2004.833308"},{"key":"838_CR7","unstructured":"H. Hao and E.J. McCluskey, \u201cResistive Shorts Within CMOS Gates,\u201d in Proc. of IEEE Int. Test Conf., 1991, pp. 292\u2013301."},{"key":"838_CR8","doi-asserted-by":"crossref","unstructured":"J.H. Lala and R.E. Harper, \u201cArchitectural Principles for Safety-Critical Real-Time Applications,\u201d in Proc. of the IEEE, 1994, pp. 25\u201340.","DOI":"10.1109\/5.259424"},{"key":"838_CR9","doi-asserted-by":"crossref","unstructured":"H. Mahmoodi-Meimand and K. Roy. \u201cA Leakage-Tolerant High Fan-in Dynamic Circuit Design,\u201d in Proc. of IEEE Int. Systems-on-Chip Conf., 2003, pp. 117\u2013120.","DOI":"10.1109\/SOC.2003.1241475"},{"key":"838_CR10","first-page":"317","volume-title":"The Encyclopedia of Electrical and Electronic Engineering","author":"C. Metra","year":"1999","unstructured":"C. Metra, \u201cMajority logic,\u201d The Encyclopedia of Electrical and Electronic Engineering, New York: Wiley & Sons, 1999, pp. 317\u2013322."},{"key":"838_CR11","doi-asserted-by":"crossref","unstructured":"C. Metra, M. Favalli, and B. Ricc\u00f2, \u201cCompact and Low Power Self-Checking Voting Scheme,\u201d in Proc. of IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, 1997, pp. 137\u2013145.","DOI":"10.1109\/DFTVS.1997.628319"},{"key":"838_CR12","unstructured":"C. Metra, M. Favalli, and B. Ricc\u00f2, \u201cOn-line Self-Testing Voting and Detecting Schemes for TMR Systems,\u201d J. of Microelectronic Systems Integration, Dec. 1997, pp. 261\u2013273."},{"key":"838_CR13","doi-asserted-by":"crossref","unstructured":"S. Mitra and E.J. McCluskey, \u201cWord-Voter: A New Voter Design for Triple Modular Redundant Systems,\u201d in Proc. of IEEE VLSI Test Symp., 2000, pp. 465\u2013470.","DOI":"10.1109\/VTEST.2000.843880"},{"key":"838_CR14","doi-asserted-by":"crossref","unstructured":"S. Mitra, N.M. Saxena, and E.J. McCluskey, \u201cA Design Diversity Metric and Analysis of Redundant Systems,\u201d IEEE Trans. Comput., 2002, pp. 498\u2013510.","DOI":"10.1109\/TC.2002.1004589"},{"key":"838_CR15","doi-asserted-by":"crossref","unstructured":"J.V. Neumann, \u201cProbabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components,\u201d in Automata Studies, C.E. Shannon and J. Mc Carthy (Eds.), Ann. of Math. Studies 34, Princeton N.J.: Princeton Univ. Press, 1956, pp. 43\u201398.","DOI":"10.1515\/9781400882618-003"},{"key":"838_CR16","doi-asserted-by":"crossref","unstructured":"M. Nicolaidis and B. Courtois, \u201cStrongly Code Disjoint Checkers,\u201d IEEE Trans. Comput., pp. 751\u2013756 1988.","DOI":"10.1109\/12.2217"},{"key":"838_CR17","doi-asserted-by":"crossref","unstructured":"M. Omana, D. Rossi, and C. Metra, \u201cModel for Transient Fault Susceptibility of Combinational Circuits,\u201d J. of Electronic Testing: Theory and Applications (JETTA), pp. 501\u2013509, Oct. 2004.","DOI":"10.1023\/B:JETT.0000042514.37566.6d"},{"key":"838_CR18","volume-title":"Fault Tolerant Computing: Theory and Techniques","author":"D.K. Pradhan","year":"1986","unstructured":"D.K. Pradhan, Fault Tolerant Computing: Theory and Techniques, Englewood Cliffs, NJ: Prentice-Hall International, 1986."},{"key":"838_CR19","doi-asserted-by":"crossref","unstructured":"R. Rodriguez-Montanes, E.M.J.G. Bruls, and J. Figueras, \u201cBridging Defect Resistance Measurements in a CMOS Process,\u201d in Proc. of IEEE Int. Test Conf., 1992, pp. 892\u2013899.","DOI":"10.1109\/TEST.1992.527915"},{"key":"838_CR20","doi-asserted-by":"crossref","unstructured":"V.R. Sar-Dessai and D.M.H. Walker, \u201cResistive Bridge Fault Modeling, Similation and Test Generation,\u201d in Proc. of IEEE Int. Test Conf., 1999, pp. 596\u2013605.","DOI":"10.1109\/TEST.1999.805784"},{"key":"838_CR21","doi-asserted-by":"crossref","unstructured":"J. Shen, W. Maly, and F. Ferguson, \u201cInductive Fault Analysis of MOS Integrated Circuits,\u201d IEEE Design & Test of Computers, pp. 26\u201333, Dec. 1985.","DOI":"10.1109\/MDT.1985.294793"},{"key":"838_CR22","doi-asserted-by":"crossref","unstructured":"K.G. Shin and H. Kim, \u201cA Time Redundancy Approach to TMR Failures Using Fault-State Likelihoods,\u201d IEEE Trans. Comput., pp. 1151\u20131162, Oct. 1994.","DOI":"10.1109\/12.324541"},{"key":"838_CR23","doi-asserted-by":"crossref","unstructured":"C.E. Stroud. \u201cReliability of Majority Voting Based VLSI Fault-Tolerant Circuits,\u201d IEEE Trans. on VLSI Systems, pp. 516\u2013521, Dec. 1994.","DOI":"10.1109\/92.335020"},{"key":"838_CR24","doi-asserted-by":"crossref","unstructured":"L. Wang, R.K. Krishnamurthy, K. Soumyanath, and N.R. Shanbhag, \u201cAn Energy-Efficient Leakage-Tolerant Dynamic Circuit Technique,\u201d in Proc. of IEEE Int. ASIC-SOC Conf., 2000, pp. 221\u2013225.","DOI":"10.1109\/ASIC.2000.880705"},{"key":"838_CR25","unstructured":"N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison-Wesley, 1994."},{"key":"838_CR26","doi-asserted-by":"crossref","unstructured":"F.L. Yang and R.A. Saleh. \u201cSimulation and Analysis of Transient Faults in Digital Circuits,\u201d IEEE J. of Solid State Circuit, March 1992, pp. 258\u2013264.","DOI":"10.1109\/4.121546"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-0838-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-0838-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-0838-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,2]],"date-time":"2025-01-02T19:47:53Z","timestamp":1735847273000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-0838-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,8]]},"references-count":26,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2005,8]]}},"alternative-id":["838"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-0838-4","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2005,8]]}}}