{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T00:23:39Z","timestamp":1648599819553},"reference-count":10,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2005,8,1]],"date-time":"2005-08-01T00:00:00Z","timestamp":1122854400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2005,8]]},"DOI":"10.1007\/s10836-005-0974-x","type":"journal-article","created":{"date-parts":[[2005,7,29]],"date-time":"2005-07-29T11:01:07Z","timestamp":1122634867000},"page":"365-376","source":"Crossref","is-referenced-by-count":4,"title":["Combined Fault Classification and Error Propagation Analysis to Refine RT-Level Dependability Evaluation"],"prefix":"10.1007","volume":"21","author":[{"given":"A.","family":"Ammari","sequence":"first","affiliation":[]},{"given":"K.","family":"Hadjiat","sequence":"additional","affiliation":[]},{"given":"R.","family":"Leveugle","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"974_CR1","doi-asserted-by":"crossref","unstructured":"A. Ammari, R. Leveugle, M. Sonza-Reorda, and M. Violante, \u201cDetailed Comparison of Dependability Analyses Performed at RT and Gate Levels,\u201d in IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Cambridge, Boston, MA, USA, Nov. 2003, pp. 336\u2013343.","DOI":"10.1109\/DFTVS.2003.1250129"},{"key":"974_CR2","doi-asserted-by":"crossref","unstructured":"L. Berrojo, I. Gonzalez, F. Corno, M. Sonza-Reorda, G. Squillero, L. Entrena, and C. Lopez, \u201cNew Techniques for Speeding up Fault-Injection Campaigns,\u201d Design, Automation and Test in Europe Conference (DATE), March 2002, pp. 847\u2013852.","DOI":"10.1109\/DATE.2002.998398"},{"key":"974_CR3","doi-asserted-by":"crossref","unstructured":"G.C. Cardarilli, F. Kaddour, A. Leandri, M. Ottavi, S. Pontarelli, and R. Velazco, \u201cBit-Flip Injection in Processor-Based Architectures: A Case Study,\u201d 8th IEEE International On-Line Testing Workshop, Isle of Bendor, France, July 2002, pp. 117\u2013127.","DOI":"10.1109\/OLT.2002.1030194"},{"key":"974_CR4","doi-asserted-by":"crossref","unstructured":"P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, and A. Violante, \u201cExploiting FPGA-based techniques for fault injection campaigns on VLSI circuits,\u201d in IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, San Francisco, California, USA, Oct. 2001, pp. 250\u2013258.","DOI":"10.1109\/DFTVS.2001.966777"},{"key":"974_CR5","doi-asserted-by":"crossref","unstructured":"J. Gracia, J.C. Baraza, D. Gil, and P.J. Gil, \u201cComparison and Application of Different VHDL-Based Fault Injection Techniques,\u201d in IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems, San Francisco, California, USA, Oct. 2001, pp. 233\u2013241.","DOI":"10.1109\/DFTVS.2001.966775"},{"key":"974_CR6","unstructured":"http:\/\/www.8051.free.fr\/"},{"key":"974_CR7","doi-asserted-by":"crossref","unstructured":"R. Leveugle, \u201cFault Injection in VHDL Descriptions and Emulation,\u201d in IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Yamanashi, Japan, Oct. 2000, pp. 414\u2013419.","DOI":"10.1109\/DFTVS.2000.887182"},{"key":"974_CR8","doi-asserted-by":"crossref","unstructured":"R. Leveugle and K. Hadjiat, \u201cMulti-Level Fault Injection Experiments Based on VHDL Descriptions: A Case Study,\u201d 8th IEEE Int. On-Line Testing Workshop, Isle of Bendor, France, July 2002, pp. 107\u2013111.","DOI":"10.1109\/OLT.2002.1030192"},{"issue":"5","key":"974_CR9","doi-asserted-by":"crossref","first-page":"559","DOI":"10.1023\/A:1025178014797","volume":"19","author":"R. Leveugle","year":"2003","unstructured":"R. Leveugle and K. Hadjiat, \u201cMulti-Level Fault Injections in VHDL Descriptions: Alternative Approaches and Experiments,\u201d Journal of Electronic Testing: Theory and Applications (JETTA), vol. 19, no. 5, pp. 559\u2013575, 2003.","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"key":"974_CR10","doi-asserted-by":"crossref","unstructured":"F. Vargas, A. Amory, and R. Velazco, \u201cEstimating circuit fault-tolerance by means of transient-fault injection in VHDL,\u201d6th IEEE International On-Line Testing Workshop, Palma de Mallorca, Spain, July 2000, pp. 67\u201372.","DOI":"10.1109\/OLT.2000.856614"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-0974-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-0974-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-0974-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T21:57:38Z","timestamp":1559253458000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-0974-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,8]]},"references-count":10,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2005,8]]}},"alternative-id":["974"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-0974-x","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005,8]]}}}