{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T05:36:02Z","timestamp":1735968962379,"version":"3.32.0"},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2005,10,1]],"date-time":"2005-10-01T00:00:00Z","timestamp":1128124800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2005,10]]},"DOI":"10.1007\/s10836-005-1139-7","type":"journal-article","created":{"date-parts":[[2005,8,25]],"date-time":"2005-08-25T11:04:45Z","timestamp":1124967885000},"page":"503-537","source":"Crossref","is-referenced-by-count":16,"title":["A Formal Approach to On-Line Monitoring of Digital VLSI Circuits: Theory, Design and Implementation"],"prefix":"10.1007","volume":"21","author":[{"given":"Santosh","family":"Biswas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siddhartha","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit","family":"Patra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"1139_CR1","doi-asserted-by":"crossref","unstructured":"S. Almukhaizim, P. Drineas, and Y. Makris \u201cOn Concurrent Error Detection with Bounded Latency in FSMs,\u201d in Proc. DATE, 2004, pp. 596\u2013603.","DOI":"10.1109\/DATE.2004.1268910"},{"key":"1139_CR2","unstructured":"F.A. Aloul, Igor L. Markov, and Karem A. Sakallah, \u201cEfficient Gate and Input Ordering for Circuit-to-Bdd Conversion,\u201d in Proc. International Workshop on Logic Synthesis, 2002, pp. 222\u2013227."},{"key":"1139_CR3","unstructured":"P. Bhowal, On Fault Diagnosis of Timed Discrete Event Systems and Hybrid Systems, PhD Dissertation, Indian Institute of Technology, Kharagpur, India, September 2002."},{"issue":"1","key":"1139_CR4","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/92.820766","volume":"8","author":"C. Bolchini","year":"January 2000","unstructured":"C. Bolchini, R. Montandon, F. Salice, and D. Sciuto, \u201cDesign of VHDL Based Totally Self-Checking Finite State Machine and Data Path Descriptions,\u201d IEEE Trans. on VLSI Systems, Vol. 8, no 1, pp. 98\u2013102, January 2000.","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"1139_CR5","doi-asserted-by":"crossref","unstructured":"A. Bouloutas, G. Hart, and M. Schwartz, \u201cOn the Design of Observers for Failure Detection of Discrete Event Systems,\u201d Proc. Network Management and Control Workshop. New York, 1989.","DOI":"10.1007\/978-1-4613-1471-4_25"},{"key":"1139_CR6","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"R.E. Bryant","year":"August 1986","unstructured":"R.E. Bryant, \u201cGraph-Based Algorithms for Boolean Function Manipulation,\u201d IEEE Transactions on Computers, Vol. C-35, pp. 677\u2013691, August 1986.","journal-title":"IEEE Transactions on Computers"},{"key":"1139_CR7","volume-title":"Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits","author":"M.L. Bushnell","year":"2000","unstructured":"M.L. Bushnell and V.D. Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Boston: Kluwer Academic Publishers, 2000."},{"key":"1139_CR8","doi-asserted-by":"crossref","unstructured":"E.M. Clarke and O. Grumberg, \u201cAvoiding the State Explosion Problem in Temporal Logic Model Checking,\u201d in Proc. of the Sixth Annual ACM Symposium on Principles of Distributed Computing, 1987, pp. 294\u2013303.","DOI":"10.1145\/41840.41865"},{"key":"1139_CR9","doi-asserted-by":"crossref","unstructured":"D. Das and N.A. Touba, \u201cSynthesis of Circuits with Low-Cost Concurrent Error Detection Based on Bose-lin Codes,\u201d IEEE VLSI Test Symposium, 1998, pp. 309\u2013315.","DOI":"10.1109\/VTEST.1998.670885"},{"key":"1139_CR10","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1109\/92.285745","volume":"2","author":"K. De","year":"June 1994","unstructured":"K. De, C. Natarajan, D. Nair, and P. Banerjee, \u201cRSYN: A System for Automated Synthesis of Reliable Multilevel Circuits,\u201d IEEE Trans. Very Large Scale Integration, Vol. 2, pp. 186\u2013195, June 1994.","journal-title":"IEEE Trans. Very Large Scale Integration"},{"key":"1139_CR11","doi-asserted-by":"crossref","unstructured":"P. Drineas and Y. Makris, \u201cNon-Intrusive Design of Concurrently Selftestable FSMs,\u201d in Proc. Asian Test Symp., 2002, pp. 33\u2013 38.","DOI":"10.1109\/ATS.2002.1181681"},{"issue":"6","key":"1139_CR12","doi-asserted-by":"crossref","first-page":"1729","DOI":"10.1109\/TIM.2003.818733","volume":"52","author":"P. Drineas","year":"December 2003","unstructured":"P. Drineas and Y. Makris, \u201cSPaRe: Selective Partial Replication for Concurrent Fault-Detection in FSMs,\u201d IEEE Transactions on Instrumentation and Measurement, Vol. 52, No. 6, pp. 1729\u20131737, December 2003.","journal-title":"IEEE Transactions on Instrumentation and Measurement"},{"key":"1139_CR13","doi-asserted-by":"crossref","unstructured":"B. Eschermann, \u201cOn Combining off-line BIST and On-Line Control-Flow Checking,\u201d Proc. 22nd FCTS, 1992, pp. 298\u2013305.","DOI":"10.1109\/FTCS.1992.243571"},{"issue":"1","key":"1139_CR14","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/43.184839","volume":"12","author":"M. Fujita","year":"January 1993","unstructured":"M. Fujita, H. Fujisawa, and Y. Matsunaga, \u201cVariable Ordering Algorithms for Ordered Binary Decision Diagrams and Their Evaluation,\u201d IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, Vol. 12, No. 1, pp. 6\u201312, January 1993.","journal-title":"IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems"},{"key":"1139_CR15","doi-asserted-by":"crossref","unstructured":"M.J. Geuzebroek, J.Th. van der Linden, and A.J. van de Goor, \u201cTest Point Insertion for Compact Test Sets,\u201d in Proc. of the IEEE Int. Test Conf., 2000, pp. 292\u2013301.","DOI":"10.1109\/TEST.2000.894217"},{"key":"1139_CR16","doi-asserted-by":"crossref","unstructured":"D. Gizopoulos, A. Paschalis, and Y. Zorian, \u201cAn Effective BIST Scheme for Datapaths,\u201d Proc. IEEE International Test Conference, 1996, pp. 76\u201385.","DOI":"10.1109\/TEST.1996.556947"},{"key":"1139_CR17","doi-asserted-by":"crossref","unstructured":"M. G\u00f6ssel, A. Dmitiriev, V. Saposhnikov, and V. Saposhnikov, \u201cA New Method for Concurrent Checking by Use of a 1-out-of-4 Code,\u201d in Proc. 6th IEEE International On-Line Testing Workshop, 2000, pp. 147\u2013152.","DOI":"10.1109\/OLT.2000.856627"},{"key":"1139_CR18","unstructured":"M. G\u00f6ssel and S. Graf, Error Detection Circuits (chapter 3), McGraw-Hill, 1993."},{"key":"1139_CR19","doi-asserted-by":"crossref","unstructured":"S. Hashtrudi Zad, R.H. Kwong, and W.M. Wonham, \u201cFault Diagnosis in Timed Discrete Event System,\u201d in Proc. 38th IEEE Conference on Decision & Control, 1998, pp. 1756\u20131761.","DOI":"10.1109\/CDC.1999.830290"},{"key":"1139_CR20","doi-asserted-by":"crossref","unstructured":"S.W. Jeong, B. Plessier, G.D. Hachtel, and F. Somenzi, \u201cVariable Ordering and Selection for FSM Traversal,\u201d in Proc. International Conference on Computer-Aided Design, 1991, pp. 476\u2013 479.","DOI":"10.1109\/ICCAD.1991.185308"},{"key":"1139_CR21","doi-asserted-by":"crossref","first-page":"878","DOI":"10.1109\/43.229762","volume":"12","author":"N.K. Jha","year":"June 1993","unstructured":"N.K. Jha and S.J. Wang, \u201cDesign and Synthesis of Self-checking VLSI Circuits,\u201d IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 12, pp. 878\u2013887, June 1993.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1139_CR22","unstructured":"Z. Kohavi, Switching and Finite Automata Theory, McGraw-Hill, 2nd edition, 1978."},{"key":"1139_CR23","doi-asserted-by":"crossref","unstructured":"R. Leveugle, R. Rochet, and G. Saucier, \u201cAlternative Approaches to Fault Detection in FSM,\u201d Defect and Fault Tolerance in VLSI Systems, 1994, pp. 271\u2013279.","DOI":"10.1109\/DFTVS.1994.630040"},{"key":"1139_CR24","doi-asserted-by":"crossref","unstructured":"R. Leveugle and G. Saucier, \u201cConcurrent Checking in Dedicated Controllers,\u201d in Proc. International Conference on Computer Design, 1989, pp. 124\u2013127.","DOI":"10.1109\/ICCD.1989.63341"},{"issue":"4","key":"1139_CR25","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1109\/12.54835","volume":"39","author":"R. Leveugle","year":"April 1990","unstructured":"R. Leveugle and G. Saucier \u201cOptimized Synthesis of Concurrently Checked Controllers,\u201d IEEE Transactions on Computers, Vol. 39, No. 4, pp. 419\u2013425, April 1990.","journal-title":"IEEE Transactions on Computers"},{"key":"1139_CR26","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1007\/BF01441211","volume":"4","author":"F. Lin","year":"May 1994","unstructured":"F. Lin, \u201cDiagnosability of Discrete Event Systems and Its Applications,\u201d Discrete Event Dyna. Syst., Vol. 4, pp. 197\u2013212, May 1994.","journal-title":"Discrete Event Dyna. Syst"},{"key":"1139_CR27","unstructured":"F. Lin, J. Markee, and B. Rado, \u201cDesign and Test of Mixed Signal Circuits: A Discrete-Event Approach,\u201d in Proc. 32nd Conf. of Disc. Cont., 1993, pp. 246\u2013251."},{"key":"1139_CR28","doi-asserted-by":"crossref","unstructured":"A. Morozov, V.V. Saposhnikov, V. Saposhnikov, and M. G\u00f6ssel, \u201cNew Self-Checking Circuits by Use of Berger-Codes,\u201d in Proc. 6th IEEE International On-Line Testing Workshop, 2000, pp. 141\u2013146.","DOI":"10.1109\/OLT.2000.856626"},{"key":"1139_CR29","doi-asserted-by":"crossref","unstructured":"M. Nemani and F. Najm, \u201cHigh Level Area and Power Estimation of VLSI Circuits,\u201d in IEEE\/ACM International Conference on Computer Aided Design, 1997, pp. 114\u2013119.","DOI":"10.1109\/ICCAD.1997.643385"},{"issue":"3","key":"1139_CR30","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1109\/43.21840","volume":"8","author":"M. Nicolaidis","year":"March 1989","unstructured":"M. Nicolaidis, \u201cSelf-Exercising Checkers for Unified Built-In Self-Test (UBIST),\u201d IEEE Transactions on CAD, Vol. 8, No. 3, pp. 203\u2013218, March 1989.","journal-title":"IEEE Transactions on CAD"},{"issue":"1\u20132","key":"1139_CR31","first-page":"7","volume":"12","author":"M. Nicolaidis","year":"Feb.\u2013April 1998","unstructured":"M. Nicolaidis and Y. Zorian, \u201cOn-Line Testing for VLSI\u2014A Compendium of Approaches,\u201d Journal of Electronic Testing\u2014Theory and Applications, Vol. 12, No. 1\u20132, pp. 7\u201320, Feb.\u2013April 1998.","journal-title":"Journal of Electronic Testing\u2014Theory and Applications"},{"key":"1139_CR32","first-page":"868","volume":"35","author":"C.M. \u00d6zveren","year":"July 1990","unstructured":"C.M. \u00d6zveren and A.S. Willsky, \u201cObservability of Discrete Event Dynamic Systems,\u201d Proc. IEEE Trans. Automat. Contr., Vol. 35, pp. 868\u2013882, July 1990.","journal-title":"Proc. IEEE Trans. Automat. Contr"},{"key":"1139_CR33","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/54.485779","volume":"13","author":"S.J. Piestrak","year":"1996","unstructured":"S.J. Piestrak, \u201cSelf-Checking Design in Eastern Europe,\u201d IEEE Design and Test of Computers\u2014Sp. Issue on Design and Test in Eastern Europe, Vol. 13, pp. 16\u201325, 1996.","journal-title":"IEEE Design and Test of Computers\u2014Sp. Issue on Design and Test in Eastern Europe"},{"key":"1139_CR34","doi-asserted-by":"crossref","unstructured":"P. Ramadge, \u201cObservability of Discrete-Event Systems,\u201d in Proc. 25th IEEE Conf. Decision Control, 1986, pp. 1108\u20131112.","DOI":"10.1109\/CDC.1986.267551"},{"key":"1139_CR35","unstructured":"S.H. Robinson, \u201cFinite State Machine Synthesis for Continuous, Concurrent Error Detection using Signature-Invariant testing,\u201d PhD Dissertation, Carnegie Mellon University, Pittsburgh, Pennsylvania, USA, May 1992."},{"key":"1139_CR36","doi-asserted-by":"crossref","unstructured":"H. Scott Robinson and John Paul Shen, \u201cDirect Methods for Synthesis of Self-Monitoring State Machines,\u201d in Proc. FTCS, 1992, pp. 306\u2013315.","DOI":"10.1109\/FTCS.1992.243570"},{"key":"1139_CR37","doi-asserted-by":"crossref","first-page":"1555","DOI":"10.1109\/9.412626","volume":"40","author":"M. Sampath","year":"Sept. 1995","unstructured":"M. Sampath, R. Sengupta, S. Lafortune, K. Sinnamohideen, and D. Teneketzis, \u201cDiagnosability of Discrete-Event Systems,\u201d IEEE Trans. Automat. Contr., Vol. 40, pp. 1555\u20131575, Sept. 1995.","journal-title":"IEEE Trans. Automat. Contr"},{"key":"1139_CR38","first-page":"280","volume":"35","author":"E.S. Sogomonyan","year":"February 1974","unstructured":"E.S. Sogomonyan, \u201cDesign of Built-in Self-checking Testing Circuits for Combinational Devices,\u201d Automation and Remote Control, Vol. 35, pp. 280\u2013289, February 1974.","journal-title":"Automation and Remote Control"},{"key":"1139_CR39","unstructured":"E.S. Sogomonyan and M. G\u00f6ssel, \u201cA New Parity-Preserving Multi-Input Signature Analyzer,\u201d Proc. IEEE International On-line Testing Workshop, 1995, pp. 211\u2013215."},{"key":"1139_CR40","doi-asserted-by":"crossref","unstructured":"A.P. Stroele and S. Tarnick, \u201cProgrammable Embedded Self-Testing Checkers for all Unidirectional Error-Detecting Codes,\u201d in Proc. IEEE VLSI Test Symposium, 1999, pp. 361\u2013369.","DOI":"10.1109\/VTEST.1999.766690"},{"issue":"9","key":"1139_CR41","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/43.658572","volume":"16","author":"X. Sun","year":"September 1997","unstructured":"X. Sun and M. Serra, \u201cOn-Line and Off-Line Testing with Shared Resources: A New BIST Approach,\u201d IEEE Transactions on CAD, Vol. 16, No. 9, pp. 1045\u20131056, September 1997.","journal-title":"IEEE Transactions on CAD"},{"key":"1139_CR42","doi-asserted-by":"crossref","first-page":"783","DOI":"10.1109\/43.644041","volume":"16","author":"N.A. Touba","year":"July 1997","unstructured":"N.A. Touba and E.J. McCluskey, \u201cLogic Synthesis of Multilevel Circuits with Concurrent Error Detection,\u201d IEEE Trans. Computer-Aided Design of Integrated Circuits and System, Vol. 16, pp. 783\u2013789, July 1997.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and System"},{"key":"1139_CR43","unstructured":"http:\/\/www.ieee.org-IEEE 1149.1 Boundary Scan Standard."},{"key":"1139_CR44","unstructured":"http:\/\/www.synopsys.com -\u201cSold\u201d Documentation on SYNOPSYS CAD tools."},{"key":"1139_CR45","unstructured":"C. Zeng, N. Saxena, and E. J. McCluskey, \u201cFinite State Machine Synthesis with Concurrent Error Detection,\u201d in Proc. Int. Test Conf., 1999, pp. 672\u2013679."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-1139-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-1139-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-1139-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,3]],"date-time":"2025-01-03T20:19:13Z","timestamp":1735935553000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-1139-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,10]]},"references-count":45,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2005,10]]}},"alternative-id":["1139"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-1139-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2005,10]]}}}