{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:29:40Z","timestamp":1761647380548,"version":"3.32.0"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2005,12]]},"DOI":"10.1007\/s10836-005-3476-y","type":"journal-article","created":{"date-parts":[[2005,11,17]],"date-time":"2005-11-17T18:29:36Z","timestamp":1132252176000},"page":"631-649","source":"Crossref","is-referenced-by-count":9,"title":["The Coupling Model for Function and Delay Faults"],"prefix":"10.1007","volume":"21","author":[{"given":"Joonhwan","family":"Yi","sequence":"first","affiliation":[]},{"given":"John P.","family":"Hayes","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"9","key":"3476_CR1","doi-asserted-by":"crossref","first-page":"835","DOI":"10.1109\/TC.1973.5009174","volume":"C-22","author":"S.B. Akers","year":"1973","unstructured":"S.B. Akers, \u201cUniversal Test Sets for Logic Networks,\u201d IEEE Trans. on Computers, vol. C-22, no. 9, pp. 835\u2013839, 1973.","journal-title":"IEEE Trans. on Computers"},{"key":"3476_CR2","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1023\/A:1008242108853","volume":"12","author":"H. Al-Asaad","year":"1998","unstructured":"H. Al-Asaad, J.P. Hayes, and B.T. Murray, \u201cScalable Test Generators for High-Speed Datapath Circuits,\u201d Journal of Electronic Testing, vol. 12, pp. 111\u2013125, 1998.","journal-title":"Journal of Electronic Testing"},{"key":"3476_CR3","doi-asserted-by":"crossref","unstructured":"M.J. Batek and J.P. Hayes, \u201cTest-Set Preserving Logic Transformations,\u201d in Proc. Design Automation Conf., pp. 454\u2013458, 1992.","DOI":"10.1109\/DAC.1992.227760"},{"issue":"11","key":"3476_CR4","doi-asserted-by":"crossref","first-page":"1264","DOI":"10.1109\/T-C.1971.223126","volume":"C-20","author":"R. Betancourt","year":"1971","unstructured":"R. Betancourt, \u201cDerivation of Minimum Test Sets for Unate Logic Circuits,\u201d IEEE Trans. on Computers, vol. C-20, no. 11, pp. 1264\u20131269, 1971.","journal-title":"IEEE Trans. on Computers"},{"issue":"12","key":"3476_CR5","doi-asserted-by":"crossref","first-page":"1379","DOI":"10.1109\/12.545968","volume":"45","author":"K.-T. Cheng","year":"1996","unstructured":"K.-T. Cheng, A. Krstic, and H-C Chen, \u201cGeneration of High Quality Tests for Robustly Untestable Path Delay Faults,\u201d IEEE Trans. on Computers, vol. 45, no. 12, pp. 1379\u20131392, 1996.","journal-title":"IEEE Trans. on Computers"},{"key":"3476_CR6","doi-asserted-by":"crossref","unstructured":"K. De, \u201cTest Methodology for Embedded Cores which Protects Intellectual Property,\u201d in Proc. VLSI Test Symposium, 1997, pp. 2\u20139","DOI":"10.1109\/VTEST.1997.599434"},{"key":"3476_CR7","doi-asserted-by":"crossref","unstructured":"B.I. Dervisoglu, \u201cA Unified DFT Architecture for Use with IEEE 1149.1 and VSIA\/IEEE P1500 Compliant Test Access Controllers,\u201d in Proc. Design Automation Conference, pp. 53\u201358, 2001.","DOI":"10.1145\/378239.378280"},{"issue":"1","key":"3476_CR8","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1109\/43.108622","volume":"11","author":"S. Devadas","year":"1992","unstructured":"S. Devadas and K. Keutzer, \u201cSynthesis of Robust Delay-Fault-Testable Circuits: Theory,\u201d IEEE Trans. on CAD, vol. 11, no. 1, pp. 87\u2013101, 1992.","journal-title":"IEEE Trans. on CAD"},{"key":"3476_CR9","doi-asserted-by":"crossref","unstructured":"M. Gharaybeh, M.L. Bushnell, and V.D. Agrawal, \u201cClassification and Test Generation for Path-Delay Faults Using Single Stuck-at Fault Tests,\u201d Journal of Electronic Testing, vol. 11, pp. 55\u201367, 1997.","DOI":"10.1023\/A:1008247801050"},{"issue":"3","key":"3476_CR10","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","volume":"C-30","author":"P. Goel","year":"1981","unstructured":"P. Goel, \u201cAn Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits,\u201d IEEE Trans. on Computers, vol. C-30, no. 3, pp. 215\u2013222, 1981.","journal-title":"IEEE Trans. on Computers"},{"issue":"12","key":"3476_CR11","doi-asserted-by":"crossref","first-page":"1506","DOI":"10.1109\/T-C.1971.223163","volume":"C-20","author":"J.P. Hayes","year":"1971","unstructured":"J.P. Hayes, \u201cOn Realizations of Boolean Functions Requiring a Minimal or Near-Minimal Number of Tests,\u201d IEEE Trans. on Computers, vol. C-20, no. 12, pp. 1506\u20131513, 1971.","journal-title":"IEEE Trans. on Computers"},{"key":"3476_CR12","doi-asserted-by":"crossref","unstructured":"W. Ke and P.R. Menon, \u201cSynthesis of Delay-Verifiable Combinational Circuits,\u201d IEEE Trans. on Computers, vol. 44, no. 2, 1995.","DOI":"10.1109\/12.364533"},{"key":"3476_CR13","unstructured":"H. Kim and J.P. Hayes, \u201cDelay Fault Testing of Designs with Embedded IP Cores,\u201d in Proc. VLSI Test Symposium, 1999, pp. 160\u2013167."},{"issue":"2","key":"3476_CR14","doi-asserted-by":"crossref","first-page":"290","DOI":"10.1109\/43.908472","volume":"20","author":"H. Kim","year":"2001","unstructured":"H. Kim and J.P. Hayes, \u201cRealization-Independent ATPG for Designs with Unimplemented Blocks,\u201d IEEE Trans. on CAD, vol. 20, no. 2, pp. 290\u2013306, 2001.","journal-title":"IEEE Trans. on CAD"},{"key":"3476_CR15","doi-asserted-by":"crossref","unstructured":"T. Larrabee, \u201cEfficient Generation of Test Patterns Using Boolean Difference,\u201d in Proc. International Test Conf., pp. 795\u2013801, 1989.","DOI":"10.1109\/TEST.1989.82368"},{"key":"3476_CR16","unstructured":"H.K. Lee and D.S. Ha, \u201cOn the Generation of Test Patterns for Combinational Circuits,\u201d Tech. Report 12\u201393, EE Dept., Virginia Polytechnic Institute and State University, 1993."},{"issue":"5","key":"3476_CR17","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","volume":"CAD-6","author":"C.J. Lin","year":"1987","unstructured":"C.J. Lin and S.M. Reddy, \u201cOn Delay Fault Testing in Logic Circuits,\u201d IEEE Trans. on CAD, vol. CAD-6, no. 5, pp. 694\u2013703, 1987.","journal-title":"IEEE Trans. on CAD"},{"key":"3476_CR18","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cOn Testing Delay Faults in Macro-Based Combinational Circuits,\u201d in Proc. International Conf. on CAD, pp. 332\u2013339, 1994.","DOI":"10.1109\/ICCAD.1994.629813"},{"key":"3476_CR19","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cFunctional Test Generation for Delay Faults in Combinational Circuits,\u201d in Proc. International Conf. on CAD, pp. 687\u2013694, 1995.","DOI":"10.1109\/ICCAD.1995.480204"},{"key":"3476_CR20","doi-asserted-by":"crossref","unstructured":"M. Psarakis, D. Gizopoulos, and A. Paschalis, \u201cTest Generation and Fault Simulation for Cell Fault Model Using Stuck-at Fault Model Based Test Tools,\u201d Journal of Electronic Testing, vol. 13, pp. 315\u2013319, 1998.","DOI":"10.1023\/A:1008389920806"},{"issue":"10","key":"3476_CR21","doi-asserted-by":"crossref","first-page":"1083","DOI":"10.1109\/12.888044","volume":"49","author":"M. Psarakis","year":"2000","unstructured":"M. Psarakis et al., \u201cSequential Fault Modeling and Test Pattern Generation for CMOS Iterative Logic Arrays,\u201d IEEE Trans. on Computers, vol. 49, no. 10, pp. 1083\u20131099, 2000.","journal-title":"IEEE Trans. on Computers"},{"issue":"6","key":"3476_CR22","doi-asserted-by":"crossref","first-page":"778","DOI":"10.1109\/43.137523","volume":"11","author":"J. Rajski","year":"1992","unstructured":"J. Rajski and J. Vasudevamurthy, \u201cThe Testability-Preserving Concurrent Decomposition and Factorization of Boolean Expressions,\u201d IEEE Trans. on CAD, vol. 11, no. 6, pp. 778\u2013793, 1992.","journal-title":"IEEE Trans. on CAD"},{"key":"3476_CR23","unstructured":"G.L. Smith, \u201cModel for Delay Faults Based Upon Paths,\u201d in Proc. International Test Conf., pp. 342\u2013349, 1985."},{"issue":"2","key":"3476_CR24","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1109\/92.766742","volume":"7","author":"U. Sparmann","year":"1999","unstructured":"U. Sparmann, H. Muller, and S.M. Reddy, \u201cUniversal Delay Test Sets for Path Delay Faults,\u201d IEEE Trans. on VLSI Systems, vol. 7, no. 2, pp. 156\u2013166, 1999.","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"3476_CR25","unstructured":"J. Yi, \u201cHigh-Level Function and Delay Testing for Digital Circuits,\u201d Ph.D Thesis, University of Michigan, 2002."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-3476-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-3476-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-3476-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T18:17:31Z","timestamp":1736101051000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-3476-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":25,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2005,12]]}},"alternative-id":["3476"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-3476-y","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2005,12]]}}}