{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T11:24:24Z","timestamp":1648725864739},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2005,12]]},"DOI":"10.1007\/s10836-005-4597-z","type":"journal-article","created":{"date-parts":[[2005,11,17]],"date-time":"2005-11-17T18:29:36Z","timestamp":1132252176000},"page":"651-658","source":"Crossref","is-referenced-by-count":3,"title":["Abort-on-Fail Based Test Scheduling"],"prefix":"10.1007","volume":"21","author":[{"given":"Erik","family":"Larsson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julien","family":"Pouget","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zebo","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4597_CR1","unstructured":"M.L. Flottes, J. Pouget, and B.Rouzeyre, \u201cSessionless Test Scheme: Power-constrained Test Scheduling for System-on-a-Chip,\u201d Proceedings of the 11th IFIP on VLSI-SoC, Montpellier, 2001, pp. 105\u2013110."},{"key":"4597_CR2","doi-asserted-by":"crossref","unstructured":"P. Harrod, \u201cTesting reusable IP-a case study,\u201d in Proceedings of International Test Conference (ITC), Atlantic City, NJ, USA, 1999, pp. 493\u2013498.","DOI":"10.1109\/TEST.1999.805772"},{"key":"4597_CR3","doi-asserted-by":"crossref","unstructured":"Y. Huang, W.-T. Cheng, C.-C. Tsai, N. Mukherjee, O. Samman, Y. Zaidan, and S.M. Reddy, \u201cResource Allocation and Test Scheduling for Concurrent Test of Core-based SOC Design,\u201d in Proceedings of IEEE Asian Test Symposium (ATS), Kyoto, Japan, 2001, pp. 265\u2013270.","DOI":"10.1109\/ATS.2001.990293"},{"key":"4597_CR4","doi-asserted-by":"crossref","unstructured":"S.D. Huss and R.S. Gyurcsik, \u201cOptimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time,\u201d in Proceedings of the ACM\/IEEE Design Automation Conference (DAC), 1991, pp. 494\u2013499.","DOI":"10.1145\/127601.127718"},{"key":"4597_CR5","doi-asserted-by":"crossref","unstructured":"V. Iyengar, and K. Chakrabarty, and E.J. Marinissen, \u201cTest Wrapper and Test Access Mechanism Co-Optimization for System-On-Chip,\u201d in Proceedings of International Test Conference (ITC), Baltimore, MD, USA, 2001, pp. 1023\u20131032.","DOI":"10.1109\/TEST.2001.966728"},{"issue":"12","key":"4597_CR6","doi-asserted-by":"crossref","first-page":"1619","DOI":"10.1109\/TC.2003.1252857","volume":"52","author":"V. Iyengar","year":"2003","unstructured":"V. Iyengar, K. Chakrabarty, and E.J. Marinissen, \u201cTest Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip,\u201d Transactions on Computers, vol. 52, no. 12, pp. 1619\u20131632, 2003.","journal-title":"Transactions on Computers"},{"issue":"3","key":"4597_CR7","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1109\/92.929577","volume":"9","author":"W.J. Jiang","year":"2001","unstructured":"W.J. Jiang and B. Vinnakota, \u201cDefect-Oriented Test Scheduling,\u201d IEEE Transactions on Very-Large Scale Integration (VLSI) Systems, vol. 9, no. 3, pp. 427\u2013438, 2001.","journal-title":"IEEE Transactions on Very-Large Scale Integration (VLSI) Systems"},{"key":"4597_CR8","doi-asserted-by":"crossref","unstructured":"S. Koranne, \u201cOn Test Scheduling for Core-Based SOCs,\u201d in Proceedings of the IEEE International Conference on VLSI Design (VLSID), Bangalore, India, January 2002, pp. 505\u2013510.","DOI":"10.1109\/ASPDAC.2002.994970"},{"key":"4597_CR9","doi-asserted-by":"crossref","unstructured":"E.J. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, and C. Wouters, \u201cA Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores,\u201d in Proceedings of International Test Conference (ITC), Washington, DC, USA, 1998, pp. 284\u2013293.","DOI":"10.1109\/TEST.1998.743166"},{"key":"4597_CR10","doi-asserted-by":"crossref","unstructured":"E.J. Marinissen, V. Iyengar, and K. Chakrabarty, \u201cA Set of Benchmarks for Modular Testing of SOCs,\u201d in Proceedings of International Test Conference (ITC), Baltimore, MD, USA, 2002, pp. 519\u2013528.","DOI":"10.1109\/TEST.2002.1041802"},{"key":"4597_CR11","doi-asserted-by":"crossref","unstructured":"L. Milor and A.L. Sangiovanni-Vincentelli, \u201cMinimizing Production Test Time to Detect Faults in Analog Circuits,\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 6, pp. 796\u2013, 1994.","DOI":"10.1109\/43.285252"},{"key":"4597_CR12","doi-asserted-by":"crossref","unstructured":"J. Pouget, E. Larsson, and Z. Peng, \u201cSOC Test Time Minimization Under Multiple Constraints,\u201d in Proceedings of Asian Test Symposium (ATS), Xian, China, 2003.","DOI":"10.1109\/ATS.2003.1250829"},{"key":"4597_CR13","doi-asserted-by":"crossref","unstructured":"J. Pouget, E. Larsson, Z. Peng, M.L. Flottes, and B. Rouzeyre, \u201cAn Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling,\u201d Formal Proceedings of European Test Workshop 2003 (ETW '03), Maastricht, The Netherlands, 2003, pp. 51\u201356.","DOI":"10.1109\/ETW.2003.1231668"},{"key":"4597_CR14","doi-asserted-by":"crossref","unstructured":"P. Varma and S. Bhatia, \u201cA Structured Test Re-Use Methodology for Core-based System Chips,\u201d in Proceedings of International Test Conference (ITC), Washington, DC, USA, 1998, pp. 294\u2013302.","DOI":"10.1109\/TEST.1998.743167"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-4597-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-4597-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-4597-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,11]],"date-time":"2020-04-11T00:52:18Z","timestamp":1586566338000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-4597-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":14,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2005,12]]}},"alternative-id":["4597"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-4597-z","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005,12]]}}}