{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:53:17Z","timestamp":1761580397775,"version":"3.32.0"},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2006,4,1]],"date-time":"2006-04-01T00:00:00Z","timestamp":1143849600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2006,4]]},"DOI":"10.1007\/s10836-005-4631-1","type":"journal-article","created":{"date-parts":[[2006,5,15]],"date-time":"2006-05-15T06:49:00Z","timestamp":1147675740000},"page":"161-172","source":"Crossref","is-referenced-by-count":12,"title":["An Efficient BIST Architecture for Delay Faults in the Logic Cells of Symmetrical SRAM-Based FPGAs"],"prefix":"10.1007","volume":"22","author":[{"given":"Patrick","family":"Girard","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"H\u00e9ron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Serge","family":"Pravossoudovitch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4631_CR1","doi-asserted-by":"crossref","unstructured":"M. Abramovici, C. Stroud, C. Hamilton, S. Wijesuriya, and V. Verma, \u201cUsing Roving STARs for On-Line Testing and Diagnosis of FPGAs in Fault Tolerant Applications,\u201d in IEEE Proc. of Int. Test Conf., 1999, pp. 973\u2013982.","DOI":"10.1109\/TEST.1999.805830"},{"key":"4631_CR2","doi-asserted-by":"crossref","unstructured":"M. Abramovici and C. Stroud, \u201cBIST-Based Delay-Fault Testing in FPGAs,\u201d in IEEE Proc. of Int. On-Line Testing Work., 2002, pp. 131\u2013134.","DOI":"10.1109\/OLT.2002.1030195"},{"key":"4631_CR3","doi-asserted-by":"crossref","unstructured":"V. Betz, J. Rose, and A. Marquardt, Architecture Deep-Submicron FPGAs, Kluwer Academic Publishers, 1999 (ISBN: 0-7923-8460-1).","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"4631_CR4","unstructured":"R.A. Carberry, S.P. Young, and T.J. Bauer, FPGA LookUp Table with High Speed Read Decoder, Xilinx Inc, San Jose, United States Patent No. 6621296 B2, 2003."},{"key":"4631_CR5","doi-asserted-by":"crossref","unstructured":"E. Chmelar, \u201cFPGA Interconnect Delay Fault Testing,\u201d in IEEE Proc. of Int. Test Conf., 2003, pp. 1239\u20131247.","DOI":"10.1109\/TEST.2003.1271113"},{"issue":"3","key":"4631_CR6","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1109\/92.784093","volume":"7","author":"P. Chow","year":"1999","unstructured":"P. Chow, S.O. Seo, J. Rose, K. Chung, G. P\u00e1ez-Monz\u00f3n and I. Rahardja, \u201cThe Design of an SRAM-based field-programmable Gate array, Part II: Circuit Design and Layout,\u201d IEEE Trans. on VLSI Systems, vol. 7, no. 3, pp. 321\u2013330, 1999.","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"4631_CR7","doi-asserted-by":"crossref","unstructured":"P. Girard, O. H\u00e9ron, S. Pravossoudovitch, and M. Renovell, \u201cDefect Analysis for Delay-Fault BIST in FPGAs,\u201d in IEEE Proc. of Int. On-Line Testing Symp., 2003, pp. 124\u2013128.","DOI":"10.1109\/OLT.2003.1214378"},{"key":"4631_CR8","doi-asserted-by":"crossref","unstructured":"P. Girard, O. H\u00e9ron, S. Pravossoudovitch, and M. Renovell, \u201cRequirements for Delay Testing of Look-Up Tables of SRAM-Based FPGAs,\u201d in IEEE Proc of European Test Work., 2003, pp. 147\u2013152.","DOI":"10.1109\/ETW.2003.1231682"},{"key":"4631_CR9","doi-asserted-by":"crossref","unstructured":"P. Girard, O. H\u00e9ron, S. Pravossoudovitch, and M. Renovell, \u201cHigh-Quality TPG for Delay Faults in Look-Up Tables of FPGAs,\u201d in IEEE Work. on Electronic Design, Test and Applicat. (DELTA\u201904), Perth Western, Australia, 2004, pp. 83\u201388.","DOI":"10.1109\/DELTA.2004.10052"},{"key":"4631_CR10","doi-asserted-by":"crossref","unstructured":"I.G. Harris and R. Tessier, \u201cInterconnect Testing in Cluster-Based FPGA Architectures,\u201d in IEEE-SIGDA Design Automation Conference, 2000, pp. 49\u201354.","DOI":"10.1145\/337292.337310"},{"key":"4631_CR11","doi-asserted-by":"crossref","unstructured":"I.G. Harris, P.R. Menon, and R. Tessier, \u201cBIST-Based Delay Path Testing in FPGA Architectures,\u201d in IEEE Proc. of Int. Test Conf., 2001, pp. 364\u2013369.","DOI":"10.1109\/TEST.2001.966717"},{"key":"4631_CR12","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1109\/92.678888","volume":"6","author":"W.K. Huang","year":"1998","unstructured":"W.K. Huang, F.J. Meyer, X.T. Chen, and F. Lombardi, \u201cTesting Configurable LUT-Based FPGAs,\u201d IEEE Trans. On Very Large Scale Integration Systems, vol. 6, pp. 276\u2013283, 1998.","journal-title":"IEEE Trans. On Very Large Scale Integration Systems"},{"key":"4631_CR13","doi-asserted-by":"crossref","unstructured":"A. Krasniewski, \u201cApplication-Dependent Testing of FPGA Delay Faults,\u201d in IEEE Proc. 25th Euromicro Conference-Informatics: Theory and Practice for the New Millennium (EUROMICRO\u201999), 1999, pp. 260\u2013267.","DOI":"10.1109\/EURMIC.1999.794478"},{"key":"4631_CR14","doi-asserted-by":"crossref","unstructured":"A. Krasniewski, \u201cExploiting Reconfigurability of Effective Detection of Delay Faults in LUT-Based FPGAs,\u201d in IEEE Proc. of Int. Conf. on Field Programmable Logic & Applications, 2000, pp. 675\u2013684.","DOI":"10.1007\/3-540-44614-1_72"},{"key":"4631_CR15","doi-asserted-by":"crossref","unstructured":"M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, \u201cSRAM-Based FPGAs: Testing the Embedded RAM Modules,\u201d JETTA, Kluwer Academic Publisher, vol. 14, pp. 159\u2013167, 1999.","DOI":"10.1023\/A:1008326111919"},{"key":"4631_CR16","unstructured":"M. Renovell, J.M. Portal, P. Faure, J. Figueras, and Y. Zorian, \u201cAnalyzing the Test Generation Problem for an Application-Oriented Test of FPGAs,\u201d in IEEE Proc. of European Test Work., 2000, pp. 157\u2013162."},{"key":"4631_CR17","doi-asserted-by":"crossref","unstructured":"M. Renovell and Y. Zorian, \u201cDifferent Experiments in Test Generation for XILINX FPGAs,\u201d in IEEE Proc. of Int. Test Conf., 2000, pp. 854\u2013861.","DOI":"10.1109\/TEST.2000.894292"},{"key":"4631_CR18","unstructured":"C. Stroud, S. Konola, P. Chen and M. Abramovici, \u201cBuilt-In Self Test of Logic Blocks in FPGAs,\u201d in IEEE Proc. of VLSI Test Symp., 1996, pp. 387\u2013392."},{"key":"4631_CR19","doi-asserted-by":"crossref","unstructured":"C. Stroud, E. Lee, and M. Abramovici, \u201cBuilt-In Self Test of FPGA Interconnect,\u201d in IEEE Proc. of Int. Test Conf., 1998, pp. 404\u2013411.","DOI":"10.1109\/TEST.1998.743180"},{"key":"4631_CR20","doi-asserted-by":"crossref","unstructured":"M. B. Tahoori, \u201cTesting for Resistive Open Defects in FPGAs,\u201d in IEEE Proc. of Int. Conf. on Field Programmable Technology, 2002, pp. 332\u2013335.","DOI":"10.1109\/FPT.2002.1188704"},{"key":"4631_CR21","unstructured":"Xilinx Inc, Virtex Series Product Specification (FPGAs), San Jose, USA, v2.6, 2002."},{"key":"4631_CR22","unstructured":"Xilinx Inc, FPGA Editor Tool, San Jose, USA, release v6.2i, 2004."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-4631-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-4631-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-4631-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T23:54:37Z","timestamp":1736380477000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-4631-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,4]]},"references-count":22,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2006,4]]}},"alternative-id":["4631"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-4631-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2006,4]]}}}