{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T18:40:18Z","timestamp":1736102418337,"version":"3.32.0"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T00:00:00Z","timestamp":1133395200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2005,12]]},"DOI":"10.1007\/s10836-005-4819-4","type":"journal-article","created":{"date-parts":[[2005,11,17]],"date-time":"2005-11-17T18:29:36Z","timestamp":1132252176000},"page":"621-630","source":"Crossref","is-referenced-by-count":0,"title":["A Realistic Timing Test Model and Its Applications in High-Speed Interconnect Devices"],"prefix":"10.1007","volume":"21","author":[{"given":"Baosheng","family":"Wang","sequence":"first","affiliation":[]},{"given":"Andy","family":"Kuo","sequence":"additional","affiliation":[]},{"given":"Touraj","family":"Farahmand","sequence":"additional","affiliation":[]},{"given":"Andr\u00e9","family":"Ivanov","sequence":"additional","affiliation":[]},{"given":"Yong B.","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Sassan","family":"Tabatabaei","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4819_CR1","unstructured":"Agilent Technologies Inc., http:\/\/www.agilent.com."},{"key":"4819_CR2","unstructured":"Agilent Technologies Inc., \u201cAgilent 93000 SOC Series NP\u2014Models Technique Specifications,\u201d pp. 5, Jul. 2002."},{"key":"4819_CR3","doi-asserted-by":"crossref","unstructured":"S.S. Akbay, A. Halder, A. Chatterjee, and D. Keezer, \u201cLow-Cost Test of Embedded RF\/Analog\/Mixed-Signal Circuits in SOPs,\u201d IEEE Transactions on Advanced Packaging, vol. 27, no. 2, 2004.","DOI":"10.1109\/TADVP.2004.828819"},{"key":"4819_CR4","unstructured":"M.L. Bushnell and V.D. Agrawal, Essentials of Electronic Testing, Kluwer Academic Publishers, pp. 47\u201348, 2000"},{"key":"4819_CR5","unstructured":"W. Dalal and M. Song, \u201cThe Value of Tester Accuracy,\u201d in Proc. of International Test Conference, 1999, pp. 518\u2013523."},{"key":"4819_CR6","doi-asserted-by":"crossref","unstructured":"K. Helmreich, \u201cTest Path Simulation and Characterization,\u201d in Proc. of International Test Conference, 2001, pp. 415\u2013423.","DOI":"10.1109\/TEST.2001.966658"},{"key":"4819_CR7","unstructured":"Hypertransport Technology Consortium, \u201cHypertransport I\/O Link Specification Revision 1.03,\u201d pp. 187\u2013193, Oct. 2001."},{"key":"4819_CR8","unstructured":"International Technology Roadmap for Semiconductors, 1999 Edition: Test and Test Equipment,\u201d 1999, pp. 61\u201362."},{"key":"4819_CR9","unstructured":"International Technology Roadmap for Semiconductors, 2003 Edition: \u201cTest and Test Equipment,\u201d pp. 5\u20136, 2001."},{"key":"4819_CR10","unstructured":"International Technology Roadmap for Semiconductors, 2001 Edition: \u201cTest and Test Equipment,\u201d pp. 3\u20134, 2003."},{"issue":"4","key":"4819_CR11","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1109\/92.805754","volume":"7","author":"C.S. Li","year":"1999","unstructured":"C.S. Li, K.N. Sivarajan, and D.G. Messerschmitt, \u201cStatistical analysis of timing rules for high-speed synchronous VLSI systems,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 7, no. 4, pp. 477\u2013482, 1999.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"4819_CR12","doi-asserted-by":"crossref","unstructured":"S.R. Naidu, \u201cTiming yield calculation using an impulse-train approach,\u201d in Proc. of 7th Asia and South Pacific and the 15th International Design Automation Conference, 2002, pp. 219\u2013224.","DOI":"10.1109\/ASPDAC.2002.994923"},{"key":"4819_CR13","doi-asserted-by":"crossref","unstructured":"A. Oshima, J. Poniatowski, and T. Nomura, \u201cPin Electronics IC for High Speed Differential Devices,\u201d in Proc. International Test Conference, 2001, pp. 1128\u20131133.","DOI":"10.1109\/TEST.2001.966739"},{"key":"4819_CR14","first-page":"100","volume-title":"Probability, Random Variables, and Stochastic Processes","author":"A. Papoulis","year":"1984","unstructured":"A. Papoulis, Probability, Random Variables, and Stochastic Processes, 2nd edition. New York: McGraw-Hill, 1984, pp. 100\u2013101.","edition":"2"},{"issue":"6","key":"4819_CR15","doi-asserted-by":"crossref","first-page":"688","DOI":"10.1109\/12.144621","volume":"41","author":"E.S. Park","year":"1992","unstructured":"E.S. Park, M.R. Mercer, and T.W. Williams, \u201cThe total delay fault model and statistical delay fault coverage,\u201d IEEE Transactions on Computers, vol. 41, no. 6, pp. 688\u2013698, 1992.","journal-title":"IEEE Transactions on Computers"},{"key":"4819_CR16","unstructured":"PCISIG, \u201cPCI Express Base Specification Revision 1.0,\u201d July 22, 2002."},{"key":"4819_CR17","unstructured":"RapidIO Technical Working Group, \u201cRapidIO Physical Layer 8\/16 LP-LVDS AC Specification,\u201d pp. IV-95 \u2013IV-108, Mar. 2001."},{"key":"4819_CR18","unstructured":"Semiconductor Industry Association, \u201cSEMI Draft Documents #2928-Specification for Overall Digital Timing Accuracy,\u201d pp. 3\u20135, 1999."},{"key":"4819_CR19","doi-asserted-by":"crossref","unstructured":"C. Stanghan and B. MacDonald, \u201cElectrical Characterization of Packages for High-Speed Integrated Circuits,\u201d IEEE Transactions on Components, Hybrids, and Manufacturing Technology, vol. 8. no. 4, pp. 468\u2013473, 1985.","DOI":"10.1109\/TCHMT.1985.1136536"},{"key":"4819_CR20","doi-asserted-by":"crossref","unstructured":"B. Wang, Y.B. Cho, S. Tabatabaei, and A. Ivanov, \u201cYield, Overall Test Environment Timing Accuracy, and Defect Level Trade-offs for High-Speed Interconnect Device Testing,\u201d in Proc. IEEE Twelfth Asian Test Symposium (ATS'2003), 2003, pp. 348\u2013353.","DOI":"10.1109\/ATS.2003.1250835"},{"key":"4819_CR21","doi-asserted-by":"crossref","unstructured":"D. Wimmers, K. Sakaitani, and B. West, \u201c500 MHz Testing on a 100 MHz Tester,\u201d in Proceedings of IEEE International Test Conference, 1994, pp. 273\u2013278.","DOI":"10.1109\/TEST.1994.527959"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-4819-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-4819-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-4819-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T18:17:45Z","timestamp":1736101065000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-4819-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,12]]},"references-count":21,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2005,12]]}},"alternative-id":["4819"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-4819-4","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2005,12]]}}}