{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:51:19Z","timestamp":1761580279447,"version":"3.32.0"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2005,2,1]],"date-time":"2005-02-01T00:00:00Z","timestamp":1107216000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2005,2]]},"DOI":"10.1007\/s10836-005-5286-7","type":"journal-article","created":{"date-parts":[[2005,2,14]],"date-time":"2005-02-14T15:20:11Z","timestamp":1108394411000},"page":"43-55","source":"Crossref","is-referenced-by-count":8,"title":["Delay Fault Testing of Look-Up Tables in SRAM-Based FPGAs"],"prefix":"10.1007","volume":"21","author":[{"given":"Patrick","family":"Girard","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"H\ufffdron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Serge","family":"Pravossoudovitch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","unstructured":"M. Abramovici and C. Stroud, ?BIST-Based Delay-Fault Testing in FPGAs,? Int. on-Line Testing Workshop, 2002, pp. 131?134.","DOI":"10.1109\/OLT.2002.1030195"},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"M. Abramovici, C. Stroud, C. Hamilton, S. Wijesuriya, and V. Verma, ?Using Roving STARs for On-Line Testing and Diagnosis of FPGAs in Fault Tolerant Applications,? Int. Test Conf., 1999, pp. 973?982.","DOI":"10.1109\/TEST.1999.805830"},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"V. Betz, J. Rose, and A. Marquardt, Architecture Deep-Submicron FPGAs, Kluwer Academic Publishers, 1999.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"CR4","unstructured":"R.A. Carberry, S.P. Young, and T.J. Bauer, ?FPGA LookUp Table with High Speed Read Decoder,? Xilinx Inc, San Jose, United States Patent No. 6621296 B2, 2003."},{"issue":"3","key":"CR5","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1109\/92.784093","volume":"7","author":"P. Chow","year":"1999","unstructured":"P. Chow, S.O. Seo, J. Rose, K. Chung, G. P\u00e1ez-Monz\u00f3n, and I. Rahardja, ?The Design of an SRAM-Based Field-Programmable Gate Array, Part II: Circuit Design and Layout,? IEEE Trans. on VLSI Systems, vol. 7, no. 3, pp. 321?330, 1999.","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"CR6","doi-asserted-by":"crossref","unstructured":"P. Girard, O. H\u00e9ron, S. Pravossoudovitch, and M. Renovell,?Defect Analysis for Delay-Fault BIST in FPGAs,? in IEEE Int. on-Line Testing Symp., 2003, pp. 124?128.","DOI":"10.1109\/OLT.2003.1214378"},{"key":"CR7","doi-asserted-by":"crossref","unstructured":"I.G. Harris, P.R. Menon, and R. Tessier, ?BIST-Based Delay Path Testing in FPGA Architectures,? in Int. Test Conf., 2001, pp. 364?369.","DOI":"10.1109\/TEST.2001.966717"},{"key":"CR8","doi-asserted-by":"crossref","unstructured":"I.G. Harris and R. Tessier, ?Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures,? in Int. Conf. on Computer Aided Design, 2000.","DOI":"10.1145\/337292.337310"},{"key":"CR9","doi-asserted-by":"crossref","unstructured":"I.G. Harris and R. Tessier, ?Interconnect Testing in Cluster-Based FPGA Architectures,? Design Automation Conference, 2000, pp. 49?54.","DOI":"10.1145\/337292.337310"},{"key":"CR10","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1109\/92.678888","volume":"6","author":"W.K. Huang","year":"1998","unstructured":"W.K. Huang, F.J. Meyer, X.T. Chen, and F. Lombardi, ?Testing Configurable LUT-Based FPGAs,? IEEE Trans. on Very Large Scale Integration Systems, vol. 6, 1998, pp. 276?283.","journal-title":"IEEE Trans. on Very Large Scale Integration Systems"},{"key":"CR11","doi-asserted-by":"crossref","unstructured":"C. Jordan and W.P. Marnane, ?Incoming Inspection of FPGAs,? in IEEE European Test Conf., 1993, pp. 371?377.","DOI":"10.1109\/ETC.1993.246578"},{"key":"CR12","doi-asserted-by":"crossref","unstructured":"A. Krasniewski, ?Application-Dependent Testing of FPGA Delay Faults,? in EUROMICRO?99, 1999, pp. 260?267.","DOI":"10.1109\/EURMIC.1999.794478"},{"key":"CR13","doi-asserted-by":"crossref","unstructured":"A. Krasniewski, ?Exploiting Reconfigurability of Effective Detection of Delay Faults in LUT-Based FPGAs? in Int. Conf. Field Programmable Logic & Applications, 2000, pp. 675?684.","DOI":"10.1007\/3-540-44614-1_72"},{"key":"CR14","unstructured":"S. Mourad and Y. Zorian, Principles of Testing Electronic Systems, John Wiley & Sons, Inc., 2000."},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"M. Renovell, J.M. Portal, P. Faure, J. Figueras, and Y. Zorian, ?TOF: A Tool for Test Pattern Generation Optimization of an Application-Oriented Test,? IEEE Asian Test Symp., 2000, pp. 323?328.","DOI":"10.1109\/ATS.2000.893644"},{"key":"CR16","doi-asserted-by":"crossref","unstructured":"M. Renovell, J.M. Portal, J. Figueras, and Y. Zorian, SRAM-Based FPGAs: Testing the Embedded SRAM Modules, JETTA Kluwer Academic Publisher, vol. 14, 1999, pp. 159?167.","DOI":"10.1023\/A:1008326111919"},{"key":"CR17","doi-asserted-by":"crossref","unstructured":"M. Renovell, J.M. Portal, P. Faure, J. Figueras, and Y. Zorian, ?IS-FPGA: A New Symmetric FPGA Architecture with Implicit Scan,? in Int. Test Conf., 2001, pp. 924?931.","DOI":"10.1109\/TEST.2001.966716"},{"key":"CR18","doi-asserted-by":"crossref","unstructured":"M. Renovell and Y. Zorian, ?Different Experiments in Test Generation for XILINX FPGAs?, in IEEE Proc. of Int. Test Conf., 2000, pp. 854?861.","DOI":"10.1109\/TEST.2000.894292"},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"C. Stroud, E. Lee, and M. Abramovici, ?BIST-Based Diagnostics of FPGA Logic Blocks,? in Int. Test Conf., 1997, pp. 539?547.","DOI":"10.1109\/TEST.1997.639662"},{"key":"CR20","doi-asserted-by":"crossref","unstructured":"C. Stroud, E. Lee, and M. Abramovici, ?Built-In Self Test of FPGA Interconnect,? in IEEE Int. Test Conf., 1998, pp. 404?411.","DOI":"10.1109\/TEST.1998.743180"},{"key":"CR21","unstructured":"Xilinx, Virtex Series Product Specification (FPGAs), San Jose, USA, v2.6, 2002."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-5286-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-5286-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-5286-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,23]],"date-time":"2024-12-23T09:41:27Z","timestamp":1734946887000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-5286-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2005,2]]}},"alternative-id":["5286"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-5286-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2005,2]]}}}