{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,23]],"date-time":"2024-12-23T10:40:15Z","timestamp":1734950415142,"version":"3.32.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2005,2,1]],"date-time":"2005-02-01T00:00:00Z","timestamp":1107216000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2005,2]]},"DOI":"10.1007\/s10836-005-5289-4","type":"journal-article","created":{"date-parts":[[2005,2,14]],"date-time":"2005-02-14T15:20:11Z","timestamp":1108394411000},"page":"83-93","source":"Crossref","is-referenced-by-count":0,"title":["A Degree-of-Freedom Based Synthesis Scheme for Sequential Machines with Enhanced BIST Quality and Reduced Area"],"prefix":"10.1007","volume":"21","author":[{"given":"Biplab K.","family":"Sikdar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debesh K.","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"CR1","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1007\/BF00938685","volume":"1","author":"V.D. Agrawal","year":"1990","unstructured":"V.D. Agrawal and K.-T. Cheng, ?Finite State Machine Synthesis with Embedded Test Function,? J. of Electronic Testing Theory and Applications, vol. 1, no. 3, pp. 221?228, 1990.","journal-title":"J. of Electronic Testing Theory and Applications"},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"V.D. Agrawal, C.R. Kime, and K.K. Saluja, ?A Tutorial on Built-in-Self-Test Part 1: Principles,? IEEE Design and Test of Computers, 1993, pp. 73?82.","DOI":"10.1109\/54.199807"},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"V.D. Agrawal, C.R. Kime, and K.K. Saluja, ?A Tutorial on Built-in-Self-Test Part 2: Applications,? IEEE Design and Test of Computers, 1993, pp. 69?77.","DOI":"10.1109\/54.211530"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"S.T. Chakradhar, S. Kanjilal, and V.D. Agrawal, ?Finite State Machine Synthesis with Fault Tolerant Test Function,? in Proc. of 29th ACM\/IEEE Design Automation Conference, Anaheim, CA, 1992, pp. 562?567.","DOI":"10.1109\/DAC.1992.227822"},{"issue":"1","key":"CR5","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/43.62790","volume":"10","author":"S. Devadas","year":"1991","unstructured":"S. Devadas and K. Keutzer, ?A Unified Approach to the Synthesis of Fully Testable Sequential Machines,? IEEE Transactions on CAD, vol. 10, no. 1, pp. 39?50, 1991.","journal-title":"IEEE Transactions on CAD"},{"issue":"11","key":"CR6","doi-asserted-by":"crossref","first-page":"1206","DOI":"10.1109\/43.41505","volume":"8","author":"S. Devadas","year":"1989","unstructured":"S. Devadas and A.R. Newton, ?Decomposition and Factorization of Sequential Finite State Machines,? IEEE Trans. on Computer-Aided Design, vol. 8, no. 11, pp. 1206?1217, 1989.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"issue":"12","key":"CR7","doi-asserted-by":"crossref","first-page":"1290","DOI":"10.1109\/43.16807","volume":"7","author":"S. Devadas","year":"1988","unstructured":"S. Devadas, M.A.R.H. Newton, and A. Sangiovanni-Vincentelli, ?MUSTANG: State Assignment of Finite State Machines Targeting Multi Level Logic Implementations,? IEEE Transactions on Computer-Aided Design, vol. 7, no. 12, pp. 1290?1300, 1988.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"CR8","doi-asserted-by":"crossref","unstructured":"B. Eschermann and H.-J. Wunderlich, ?A Unified Approach for the Synthesis of Self-Testable Finite State Machines,? in Proc. of 28th ACM\/IEEE Design Automation Conference, San Francisco, CA, 1991, pp. 372?377.","DOI":"10.1145\/127601.127697"},{"key":"CR9","volume-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"M.R. Garey","year":"1979","unstructured":"M.R. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, New York: W.H. Freeman and Company, 1979."},{"key":"CR10","volume-title":"Genetic Algorithms: Search, Optimization and Machine Learning","author":"D.E. Goldberg","year":"1989","unstructured":"D.E. Goldberg, Genetic Algorithms: Search, Optimization and Machine Learning, New York: Addison Wesley, 1989."},{"issue":"7","key":"CR11","doi-asserted-by":"crossref","first-page":"810","DOI":"10.1109\/TCAD.2002.1013894","volume":"21","author":"P. Kalla","year":"2002","unstructured":"P. Kalla and M. Ceisielski, ?A Comprehensive Approach to the Partial Scan Problem Using Implicit State Enumeration,? IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 7, pp. 810?826, 2002.","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"9","key":"CR12","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","volume":"15","author":"H.K. Lee","year":"1996","unstructured":"H.K. Lee and D.S. Ha, ?HOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits,? IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 9, pp. 1048?1058, 1996.","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"CR13","unstructured":"B. Lin and A. Newton, ?Synthesis of Multiple Level Logic from Symbolic High-level Description Languages,? in Proc. of Int. Conf. on VLSI Design, 1989, pp. 187?196."},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"S. Liu, M. Pedram, and A.M. Despain, ?A Fast State Assignment Procedure for Large FSMs,? in Proc. of ACM\/IEEE 32nd Design Automation Conf., 1995, pp. 327?332.","DOI":"10.1145\/217474.217550"},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"F. Muradali, T. Nishida, and T. Shimizu, ?A Structure and Technique for Pseudo-Random-Based Testing of Sequential Circuits,? Journal of Electronic Testing: Theory and Applications, pp. 107?115, 1995.","DOI":"10.1007\/BF00993133"},{"key":"CR16","doi-asserted-by":"crossref","unstructured":"L. Nachman, K.K. Saluja, S. Upadhaya, and R. Reuse, ?Random Pattern Testing for Sequential Circuits Revisited,? in Proc. of 19th Fault-Tolerant Computing Symp., 1996, pp. 44-52.","DOI":"10.1109\/FTCS.1996.534593"},{"key":"CR17","unstructured":"P. Pal Chaudhuri, D.R. Chowdhury, S. Nandi, and S. Chatterjee, Additive Cellular Automata?Theory and Application, vol. 1, California, USA: IEEE Comp. Society Press, 1997."},{"key":"CR18","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, ?Built-in-Test Generation for Synchronous Sequential Circuits,? in Proc. of Int. Conference on Computer-Aided Design, 1997, pp. 421?426.","DOI":"10.1109\/ICCAD.1997.643570"},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, ?Improved Built-in Test Pattern Generators Based on Comparison Units for Synchronous Sequential Circuits,? in Proc. of International Conference on Computer Design, 1998, pp. 26?31.","DOI":"10.1109\/ICCD.1998.727019"},{"key":"CR20","doi-asserted-by":"crossref","unstructured":"C.H.L. Quintero and M. Strum, ?SINMEF?A Decomposition Based Synthesis Tool for Large FSMs,? in Proc. of 9th VLSI Great Lakes Symposium, 1999, pp. 176?179.","DOI":"10.1109\/GLSV.1999.757404"},{"key":"CR21","doi-asserted-by":"crossref","unstructured":"S. Roy, B.K. Sikdar, M. Mukherjee, and D.K. Das, ?Degree-of-Freedom Analysis for Sequential Machines Targeting BIST Quality and Gate Area,? in Proc. of the 7th Asia and South Pacific Design Automation Conference and 15th Int. Conf. on VLSI Design (ASP-DAC\/VLSID-2002), 2002, pp. 671?676.","DOI":"10.1109\/ASPDAC.2002.995012"},{"key":"CR22","doi-asserted-by":"crossref","unstructured":"B.K. Sikdar, S. Roy, and D.K. Das, ?Enhancing BIST Quality of Sequential Machines Through Degree-of-Freedom Analysis,? in Proc. of the Tenth Asian Test Conference, 2001, pp. 285?290.","DOI":"10.1109\/ATS.2001.990297"},{"key":"CR23","unstructured":"SIS: A System for Sequential Circuit Synthesis, University of California, Berkeley, Rep. M92\/41, 1992."},{"issue":"6","key":"CR24","doi-asserted-by":"crossref","first-page":"531","DOI":"10.1109\/43.703833","volume":"17","author":"A.P. Storele","year":"1998","unstructured":"A.P. Storele and H. Wunderlich, ?Hardware-Optimal Test Register Insertion,? IEEE Transactions on Computer-Aided Design, vol. 17, no. 6, pp. 531?539, 1998.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"CR25","doi-asserted-by":"crossref","unstructured":"H. Wunderlich, ?The Design of Random Testable Sequential Circuits,? in Proceedings of 19th Fault-Tolerant Computing Symposium, 1989, pp. 110?117.","DOI":"10.1109\/FTCS.1989.105552"},{"key":"CR26","doi-asserted-by":"crossref","unstructured":"H. Wunderlich and G. Kiefer, ?BIT-Flipping BIST,? in Proc. of International Conference on Computer-Aided Design, 1996, pp. 337?343.","DOI":"10.1109\/ICCAD.1996.569803"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-5289-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-5289-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-5289-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,23]],"date-time":"2024-12-23T09:41:31Z","timestamp":1734946891000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-5289-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2]]},"references-count":26,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2005,2]]}},"alternative-id":["5289"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-5289-4","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2005,2]]}}}