{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,29]],"date-time":"2024-12-29T23:10:01Z","timestamp":1735513801556,"version":"3.32.0"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2005,4,1]],"date-time":"2005-04-01T00:00:00Z","timestamp":1112313600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2005,4]]},"DOI":"10.1007\/s10836-005-6141-6","type":"journal-article","created":{"date-parts":[[2005,4,1]],"date-time":"2005-04-01T18:22:38Z","timestamp":1112379758000},"page":"115-126","source":"Crossref","is-referenced-by-count":2,"title":["Error Diagnosis of Sequential Circuits Using Region-Based Model"],"prefix":"10.1007","volume":"21","author":[{"given":"Anand L.","family":"D\u2019Souza","sequence":"first","affiliation":[]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"6141_CR1","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1109\/43.3141","volume":"7","author":"M.S. Abadir","year":"1988","unstructured":"M.S. Abadir, J. Ferguson, and T.E. Kirkland, \u201cLogin Design Verification via Test Generation,\u201d in IEEE Transactions on Computer-Aided Design, vol. 7, no. 1, pp. 138\u2013148, 1988.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"6141_CR2","volume-title":"Digital System Testing and Testable Design","author":"M. Abramovici","year":"1990","unstructured":"M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital System Testing and Testable Design, New York, NY: Computer Science Press, 1990."},{"key":"6141_CR3","doi-asserted-by":"crossref","unstructured":"V. Boppana and M. Fujita, \u201cModeling the Unknown! to Wards Model-Independent Fault and Error Diagnosis,\u201d in Proc. Intl. Test Conf., 1998, pp. 1094\u20131101.","DOI":"10.1109\/TEST.1998.743310"},{"key":"6141_CR4","doi-asserted-by":"crossref","unstructured":"V. Boppana, R. Mukherjee, J. Jain, and M. Fujita, \u201cMultiple Error Diagnosis Based on Xlists,\u201d in Proc. Design Automation Conf., 1999, pp. 100\u2013110.","DOI":"10.1145\/309847.310021"},{"key":"6141_CR5","doi-asserted-by":"crossref","unstructured":"P.-Y. Chung, Y.-M. Wang, and I.N. Hajj, \u201cDiagnosis and Correction of Logic Design Errors in Digital Circuits,\u201d in Proc. Design Automation Conf., 1993, pp. 503\u2013508.","DOI":"10.1145\/157485.165003"},{"key":"6141_CR6","doi-asserted-by":"crossref","unstructured":"A.L. D\u2019Souza and M.S. Hsiao, \u201cError Diagnosis of Sequential Circuits Using Region-Based Model,\u201d in Proc. VLSI Design Conf., 2001, pp. 103\u2013108.","DOI":"10.1109\/ICVD.2001.902647"},{"key":"6141_CR7","unstructured":"A.L. D\u2019Souza and M.S. Hsiao, \u201cOn Quality of Test Sets: Relating Fault Coverage to Defect Coverage,\u201d to appear in Proc. Annual Systems Readiness Technology Conf. (AUTOTESTCON), Aug. 2001."},{"key":"6141_CR8","doi-asserted-by":"crossref","unstructured":"M.S. Hsiao, E.M. Rudnick, and J.H. Patel, \u201cSequential Circuit Test Generation Using Dynamic State Traversal,\u201d in Proc. IEEE Euro Design and Test Conf., 1997, pp. 22\u201328.","DOI":"10.1109\/EDTC.1997.582325"},{"key":"6141_CR9","doi-asserted-by":"crossref","first-page":"1341","DOI":"10.1109\/43.784125","volume":"18","author":"S.-Y. Huang","year":"Sept. 1999","unstructured":"S.-Y. Huang and K.-T Cheng, \u201cErrorTracer: Design Error Diagnosis Based on Fault Simulation Techniques,\u201d in IEEE Trans. Computer-Aided Design, vol. 18, pp. 1341\u20131352, Sept. 1999.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"6141_CR10","doi-asserted-by":"crossref","unstructured":"A. Jain, V. Boppana, M.S. Hsiao, and M. Fujita, \u201cOn the Evaluation of Arbitrary Defect Coverage of Test Sets,\u201d in Proc. VLSI Test Symp., 1999, pp. 426\u2013432.","DOI":"10.1109\/VTEST.1999.766699"},{"key":"6141_CR11","doi-asserted-by":"crossref","unstructured":"A. Jain, V. Boppana, R. Mukherjee, J. Jain, M.S. Hsiao, and M. Fujita, \u201cTesting, Verification, and Diagnosis in the Presence of Unknowns,\u201d in Proc. IEEE VLSI Test Symp., 2000, pp. 263\u2013269.","DOI":"10.1109\/VTEST.2000.843854"},{"key":"6141_CR12","doi-asserted-by":"crossref","unstructured":"D.B. Lavo, B. Chess, T. Larrabee, and I. Hartanto, \u201cProbabilistic Mixed-Model Fault Diagnosis,\u201d in Proc. Intl. Test Conf., 1998, pp. 1084\u20131093.","DOI":"10.1109\/TEST.1998.743308"},{"key":"6141_CR13","unstructured":"H.-T. Liaw, J.-H. Tsaih, and C.-S. Lin, \u201cEfficient Automatic Diagnosis of Digital Circuits,\u201d in Proc. Intl. Conf. Computer-Aided Design, 1990, pp. 464\u2013467."},{"key":"6141_CR14","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cOn Diagnosis and Correction of Design Errors,\u201d in Proc. Intl. Conf. Computer-Aided Design, 1993, pp. 500\u2013507.","DOI":"10.1109\/ICCAD.1993.580104"},{"key":"6141_CR15","doi-asserted-by":"crossref","unstructured":"I. Pomeranz and S.M. Reddy, \u201cOn Error Correction in Macro-Based Circuits,\u201d in Proc. Intl. Conf. Computer-Aided Design, 1994, pp. 568\u2013575.","DOI":"10.1109\/ICCAD.1994.629877"},{"key":"6141_CR16","doi-asserted-by":"crossref","unstructured":"M. Tomita and H.-H. Jiang, \u201cAn Algorithm for Locating Logic Design Errors,\u201d in Proc. Intl. Conf. Computer-Aided Design, 1990, pp. 468\u2013471.","DOI":"10.1109\/ICCAD.1990.129955"},{"key":"6141_CR17","doi-asserted-by":"crossref","unstructured":"M. Tomita, T. Yamamoto, F. Sumikawa, and K. Hirano, \u201cRectification of Multiple Logic Design Errors in Multiple Output Circuits,\u201d in Proc. Design Automation Conf., 1994, pp. 212\u2013217.","DOI":"10.1145\/196244.196356"},{"issue":"4","key":"6141_CR18","doi-asserted-by":"crossref","first-page":"581","DOI":"10.1145\/296333.296347","volume":"3","author":"D. Van Campenhout","year":"1998","unstructured":"D. Van Campenhout, H. Al-Asaad, J.P. Hayes, T. Mudge, and R. Brown, \u201cHigh-Level Design Verification of Microprocessors via Error Modeling,\u201d ACM Transactions on Design Automation of Electronic Systems, vol. 3, no. 4, pp. 581\u2013599, 1998.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"6141_CR19","doi-asserted-by":"crossref","unstructured":"S. Venkataraman and S.B. Drummonds, \u201cPOIROT: A Logic Fault Diagnosis Tool and Its Applications,\u201d in Proc. Intl. Test Conf., 2000, pp. 253\u2013262.","DOI":"10.1109\/TEST.2000.894213"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-6141-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-6141-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-6141-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,29]],"date-time":"2024-12-29T22:44:01Z","timestamp":1735512241000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-6141-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4]]},"references-count":19,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2005,4]]}},"alternative-id":["6141"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-6141-6","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2005,4]]}}}