{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,29]],"date-time":"2024-12-29T23:10:14Z","timestamp":1735513814078,"version":"3.32.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2005,4,1]],"date-time":"2005-04-01T00:00:00Z","timestamp":1112313600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2005,4]]},"DOI":"10.1007\/s10836-005-6146-1","type":"journal-article","created":{"date-parts":[[2005,4,1]],"date-time":"2005-04-01T18:22:38Z","timestamp":1112379758000},"page":"169-179","source":"Crossref","is-referenced-by-count":21,"title":["Analysis of Dynamic Faults in Embedded-SRAMs: Implications for Memory Test"],"prefix":"10.1007","volume":"21","author":[{"given":"Simone","family":"Borri","sequence":"first","affiliation":[]},{"given":"Magali","family":"Hage-Hassan","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Dilillo","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]},{"given":"Serge","family":"Pravossoudovitch","sequence":"additional","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","unstructured":"R.D. Adams, High Performance Memory Testing, Kluwer Academic Publishers, Sept. 2002."},{"key":"CR2","unstructured":"R.D. Adams and E.S. Cooley, ?Analysis of Deceptive Destructive Read Memory Fault Model and Recommended Testing,? IEEE North Atlantic Test Workshop, May 1996."},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"R.D. Adams and E.S. Cooley, ?False Write Through and Un-Restored Write Electrical Level Fault Models for SRAMs,? Records IEEE Int?l Workshop on Memory, Technology, Design and Testing, 1997, pp. 27?32.","DOI":"10.1109\/MTDT.1997.619391"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"Z. Al-Ars and A.J. van de Goor, ?Static and Dynamic Behavior of Memory Cell Array Opens and Shorts in Embedded DRAMs,? in Proc. Design, Automation and Test in Europe, 2001, pp. 496?503.","DOI":"10.1109\/DATE.2001.915069"},{"key":"CR5","doi-asserted-by":"crossref","unstructured":"K. Baker et al., ?Defect-Based Delay Testing of Resistive Vias-Contacts. A Critical Evaluation,? in Proc. Int?l Test Conf., 1999, pp. 467?476.","DOI":"10.1109\/TEST.1999.805769"},{"key":"CR6","doi-asserted-by":"crossref","unstructured":"L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, and S. Borri, ?March iC-: An Improved Version of March C- for ADOFs Detection,? in Proc. VLSI Test Symposium, 2004, pp. 129?134.","DOI":"10.1109\/VTEST.2004.1299236"},{"key":"CR7","unstructured":"L. Dilillo, P., Girard, S. Pravossoudovitch, A. Virazel, S. Borri, and M. Hage-Hassan, ?March Tests Improvement for Address Decoder Open and Resistive Open Fault Detection,? in Proc. Latin American Workshop, 2004, pp. 31?36."},{"key":"CR8","unstructured":"L. Dilillo, P., Girard, S. Pravossoudovitch, A. Virazel, S. Borri, and M. Hage-Hassan, ?Dynamic Read Destructive Fault in Embedded-SRAMs: Analysis and March Test Solutions,? in Proc. European Test Symposium, 2004."},{"issue":"1","key":"CR9","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/54.199799","volume":"10","author":"A.J. van de Goor","year":"1993","unstructured":"A.J. van de Goor, ?Using March Tests to Test SRAMs,? IEEE Design & Test of Computers, vol. 10, no. 1, pp. 8?14, 1993.","journal-title":"IEEE Design & Test of Computers"},{"key":"CR10","volume-title":"Testing Semiconductor Memories, Theory and Practice","author":"A.J. van de Goor","year":"1998","unstructured":"A.J. van de Goor, Testing Semiconductor Memories, Theory and Practice, Gouda, The Netherlands, COMTEX Publishing, 1998."},{"key":"CR11","doi-asserted-by":"crossref","unstructured":"A.J. van de Goor and Z. Al-Ars, ?Functional Memory Faults: A Formal Notation and a Taxonomy,? in Proc. IEEE VLSI Test Symposium, May 2000, pp.281?289.","DOI":"10.1109\/VTEST.2000.843856"},{"key":"CR12","doi-asserted-by":"crossref","unstructured":"A.J. van de Goor and J. de Neef, ?Industrial Evaluation of DRAM Tests,? in Proc. Design Automation and Test in Europe, 1999, pp. 623?630.","DOI":"10.1145\/307418.307577"},{"key":"CR13","doi-asserted-by":"crossref","unstructured":"S. Hamdioui, Z. Al-Ars, and A.J. van de Goor, ?Testing Static and Dynamic Faults in Random Access Memories,? in Proc. IEEE VLSI Test Symposium, 2002, pp. 395?400.","DOI":"10.1109\/VTS.2002.1011170"},{"key":"CR14","unstructured":"C.-M. James et al., ?Testing for Resistive Opens and Stuck Opens,? in Proc. Int?l Test Conf., 2001, pp. 1049?1058."},{"key":"CR15","unstructured":"M. Marinescu, ?Simple and Efficient Algorithms for Functional RAM Testing,? in Proc. Int?l Test Conf., 1982, pp. 236?239."},{"key":"CR16","doi-asserted-by":"crossref","unstructured":"W. Needham et al., ?High Volume Microprocessor Test Escapes?An Analysis of Defects Our Tests are Missing,? in Proc. Int?l Test Conf., 1998, pp. 25?34.","DOI":"10.1109\/TEST.1998.743133"},{"key":"CR17","doi-asserted-by":"crossref","unstructured":"D. Niggemeyer, M. Redeker, and J. Otterstedt, ?Integration of Non-classical Faults in Standard March Tests,? Records of the IEEE Int. Workshop on Memory Technology, Design and Testing, 1998, pp. 91?96.","DOI":"10.1109\/MTDT.1998.705953"},{"key":"CR18","doi-asserted-by":"crossref","unstructured":"J. Otterstedt et al., ?Detection of CMOS Address Decoder Open Faults with March and Pseudo Random Memory Tests,? in Proc. Int?l Test Conf., 1998, pp. 53?62.","DOI":"10.1109\/TEST.1998.743137"},{"issue":"5","key":"CR19","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MDT.2002.1033788","volume":"19","author":"R. Rodriquez","year":"2002","unstructured":"R. Rodriquez et al., ?Resistance Characterization of Interconnect Weak and Strong Open Defects,? IEEE Design & Test of Computers, vol. 19, no. 5, pp. 18?26, 2002.","journal-title":"IEEE Design & Test of Computers"},{"key":"CR20","doi-asserted-by":"crossref","unstructured":"M. Sachdev, ?Test and Testability Techniques for Open Defects in RAM Address Decoders,? in Proc. IEEE European Design & Test Conference, 1996, pp. 428?434.","DOI":"10.1109\/EDTC.1996.494336"},{"issue":"2","key":"CR21","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/54.587738","volume":"14","author":"M. Sachdev","year":"1997","unstructured":"M. Sachdev, ?Open Defects in CMOS RAM Address Decoders,? IEEE Design & Test of Computers, vol. 14, no. 2, pp. 26?33, 1997.","journal-title":"IEEE Design & Test of Computers"},{"key":"CR22","doi-asserted-by":"crossref","unstructured":"I. Schanstra and A.J. van de Goor, ?Industrial Evaluation of Stress Combinations for March tests applied to SRAMs,? in Proc. Int?l Test Conf., 1999, pp. 983?992.","DOI":"10.1109\/TEST.1999.805831"},{"key":"CR23","doi-asserted-by":"crossref","unstructured":"K. Zarrineh et al., ?Defect Analysis and Realistic Fault Model Extensions for Static Random Access Memories,? Records IEEE Int?l Workshop on Memory, Technology, Design and Testing, 2000, pp. 119?124.","DOI":"10.1109\/MTDT.2000.868625"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-6146-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-005-6146-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-005-6146-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,29]],"date-time":"2024-12-29T22:44:09Z","timestamp":1735512249000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-005-6146-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2005,4]]}},"alternative-id":["6146"],"URL":"https:\/\/doi.org\/10.1007\/s10836-005-6146-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2005,4]]}}}