{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,15]],"date-time":"2025-01-15T05:34:00Z","timestamp":1736919240812,"version":"3.33.0"},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[2007,3,20]],"date-time":"2007-03-20T00:00:00Z","timestamp":1174348800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2007,6]]},"DOI":"10.1007\/s10836-006-0555-7","type":"journal-article","created":{"date-parts":[[2007,3,16]],"date-time":"2007-03-16T10:11:44Z","timestamp":1174039904000},"page":"235-254","source":"Crossref","is-referenced-by-count":5,"title":["Towards Nanoelectronics Processor Architectures"],"prefix":"10.1007","volume":"23","author":[{"given":"Wenjing","family":"Rao","sequence":"first","affiliation":[]},{"given":"Alex","family":"Orailoglu","sequence":"additional","affiliation":[]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,3,20]]},"reference":[{"key":"10555_CR1","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1109\/12.2174","volume":"37","author":"P. Agrawal","year":"March 1988","unstructured":"P. Agrawal, \u201cFault Tolerance in Multiprocessor Systems without Dedicated Redundancy,\u201d IEEE Trans. Comput., vol. 37, pp. 358\u2013362, March 1988.","journal-title":"IEEE Trans. Comput."},{"key":"10555_CR2","doi-asserted-by":"crossref","unstructured":"T.M. Austin, \u201cDIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design,\u201d in ACM\/IEEE Annual Symposium on Microarchitecture, pp. 196\u2013207, 1999.","DOI":"10.1109\/MICRO.1999.809458"},{"issue":"11","key":"10555_CR3","first-page":"1772","volume":"91","author":"P. Avouris","year":"2003","unstructured":"P. Avouris, J. Appenzeller, R. Martel, and S. Wind, \u201cCarbon Nanotube Electronics,\u201d Proc. I.E.E.E., vol. 91, no. 11, pp. 1772\u20131784, 2003.","journal-title":"Proc. I.E.E.E."},{"key":"10555_CR4","unstructured":"P. Beckett and A. Jennings, \u201cTowards Nanocomputer Architecture,\u201d in Asia-Pacific Computer System Architecture Conference, pp. 141\u2013150, 2002."},{"key":"10555_CR5","volume-title":"Algebraic Codes for Data Transmission","author":"R.B. Blahut","year":"2002","unstructured":"R.B. Blahut, Algebraic Codes for Data Transmission, Cambridge, UK: Cambridge University Press, 2002."},{"issue":"6","key":"10555_CR6","doi-asserted-by":"crossref","first-page":"881","DOI":"10.1109\/12.24300","volume":"38","author":"A. Dahbura","year":"June 1989","unstructured":"A. Dahbura, K. Sabnani, and W. Henry, \u201cSpare Capacity as a Means of Fault Detection and Diagnosis in Multiprocessor Systems,\u201d IEEE Trans. Comput., vol. 38, no. 6, pp. 881\u2013891, June 1989.","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"10555_CR7","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/TNANO.2003.808508","volume":"2","author":"A. DeHon","year":"2003","unstructured":"A. DeHon, \u201cArray-Based Architecture for FET-Based, Nanoscale Electronics,\u201d IEEE Transactions on Nanotechnology, vol. 2, no. 1, pp. 23\u201332, 2003.","journal-title":"IEEE Transactions on Nanotechnology"},{"issue":"2","key":"10555_CR8","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1145\/1084748.1084750","volume":"1","author":"A. DeHon","year":"2005","unstructured":"A. DeHon, \u201cNanowire-Based Programmable Architectures,\u201d ACM JETC, vol. 1, no. 2, pp. 109\u2013162, 2005.","journal-title":"ACM JETC"},{"key":"10555_CR9","unstructured":"European Commission, Technology Roadmap for Nanoelectronics, 2001."},{"key":"10555_CR10","doi-asserted-by":"crossref","unstructured":"M. Forshaw, R. Stadler, D. Crawley, and K. Nikolic, \u201cA Short Review of Nanoelectronic Architectures,\u201d Nanotechnology, vol. 15, pp. 220\u2013223, 2004.","DOI":"10.1088\/0957-4484\/15\/4\/019"},{"key":"10555_CR11","doi-asserted-by":"crossref","unstructured":"S.C. Goldstein and M. Budiu, \u201cNanoFabrics: Spatial Computing Using Molecular Electronics,\u201d Proc. ISCA, pp. 178\u2013191, 2001.","DOI":"10.1145\/379240.379262"},{"key":"10555_CR12","doi-asserted-by":"crossref","unstructured":"S.C. Goldstein, M. Budiu, M. Mishra, and G. Venkataramani, \u201cReconfigurable Computing and Electronic Nanotechnology,\u201d Proc. IEEE ASAP, pp. 132\u2013143, 2003.","DOI":"10.1109\/ASAP.2003.1212837"},{"issue":"6","key":"10555_CR13","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1109\/MM.2003.1261390","volume":"23","author":"M.A. Gomaa","year":"November\/December 2003","unstructured":"M.A. Gomaa, C. Scarbrough, T.N. Vijaykumar, and I. Pomeranz, \u201cTransient-Fault Recovery for Chip Multiprocessors,\u201d IEEE Micro, vol. 23, no. 6, pp. 76\u201383, November\/December 2003.","journal-title":"IEEE Micro"},{"issue":"4","key":"10555_CR14","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/TNANO.2002.807393","volume":"1","author":"J. Han","year":"December 2002","unstructured":"J. Han and P. Jonker, \u201cA System Architecture Solution for Unreliable Nanoelectronic Devices,\u201d IEEE Transactions on Nanotechnology, vol. 1, no. 4, pp. 201\u2013208, December 2002.","journal-title":"IEEE Transactions on Nanotechnology"},{"issue":"4","key":"10555_CR15","doi-asserted-by":"crossref","first-page":"328","DOI":"10.1109\/MDT.2005.97","volume":"22","author":"J. Han","year":"July\u2013August 2005","unstructured":"J. Han, J. Gao, Y. Qi, P. Jonker, and J.A.B. Fortes, \u201cToward Hardware-Redundant, Fault-Tolerant Logic for Nanoelectronics,\u201d IEEE Des. Test Comput., vol. 22, no. 4, pp. 328\u2013339, July\u2013August 2005.","journal-title":"IEEE Des. Test Comput."},{"key":"10555_CR16","doi-asserted-by":"crossref","first-page":"1716","DOI":"10.1126\/science.280.5370.1716","volume":"280","author":"J.R. Heath","year":"June 1998","unstructured":"J.R. Heath, P.J. Kuekes, G.S. Snider, and S. Williams, \u201cA Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology,\u201d Science, vol. 280, pp. 1716\u20131721, June 1998.","journal-title":"Science"},{"key":"10555_CR17","volume-title":"Computer Architecture: A Quantitative Approach","author":"J.L. Hennessy","year":"2002","unstructured":"J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, San Francisco, CA: Morgan Kaufmann, Third Edition, 2002.","edition":"3"},{"key":"10555_CR18","doi-asserted-by":"crossref","first-page":"1313","DOI":"10.1126\/science.1066192","volume":"294","author":"Y. Huang","year":"November 2001","unstructured":"Y. Huang, X. Duan, Y. Cui, L.J. Jauhon, K. Kim, and C.M. Lieber, \u201cLogic Gates and Computation from Assembled Nanowire Building Blocks,\u201d Science, vol. 294, pp. 1313\u20131317, November 2001.","journal-title":"Science"},{"key":"10555_CR19","unstructured":"ITRS, International Technology Roadmap for Semiconductors Emerging Research Devices, 2004."},{"issue":"11","key":"10555_CR20","doi-asserted-by":"crossref","first-page":"1443","DOI":"10.1109\/TC.2003.1244942","volume":"52","author":"B. Izadi","year":"November 2003","unstructured":"B. Izadi and F. Ozguner, \u201cEnhanced Cluster k-Ary n-Cube, A Fault-Tolerant Multiprocessor,\u201d IEEE Trans. Comput., vol. 52, no. 11, pp. 1443\u20131453, November 2003.","journal-title":"IEEE Trans. Comput."},{"issue":"7","key":"10555_CR21","doi-asserted-by":"crossref","first-page":"830","DOI":"10.1109\/4.391126","volume":"30","author":"T. Juhnke","year":"July 1995","unstructured":"T. Juhnke and H. Klar, \u201cCalculation of the Soft Error Rate of Submicron CMOS Logic Circuits,\u201d IEEE J. Solid-state Circuits, vol. 30, no. 7, pp. 830\u2013834, July 1995.","journal-title":"IEEE J. Solid-state Circuits"},{"key":"10555_CR22","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1109\/TDSC.2004.14","volume":"1","author":"T. Karnik","year":"April\u2013June 2004","unstructured":"T. Karnik, P. Hazucha, and J. Patel, \u201cCharacterization of Soft Errors Caused by Single Event Upsets in CMOS Processes,\u201d IEEE Trans. Dependable and Secure Computing, vol. 1, pp. 128\u2013143, April\u2013June 2004.","journal-title":"IEEE Trans. Dependable and Secure Computing"},{"key":"10555_CR23","doi-asserted-by":"crossref","first-page":"896","DOI":"10.1007\/BF00752864","volume":"34","author":"Y.G. Krieger","year":"1993","unstructured":"Y.G. Krieger, \u201cMolecular Electronics: Current State and Future Trends,\u201d J. Struct. Chem., vol. 34, pp. 896\u2013904, 1993.","journal-title":"J. Struct. Chem."},{"issue":"3","key":"10555_CR24","doi-asserted-by":"crossref","first-page":"034301","DOI":"10.1063\/1.1823026","volume":"97","author":"P.J. Kuekes","year":"July 2005","unstructured":"P.J. Kuekes, D.R. Stewart, and R.S. Williams, \u201cThe Crossbar Latch: Logic Value Storage, Restoration, and Inversion in Crossbar Circuits,\u201d J. Appl. Physi., vol. 97, no. 3, pp. 034301, July 2005.","journal-title":"J. Appl. Physi."},{"key":"10555_CR25","volume-title":"Self-Checking and Fault-Tolerant Digital Design","author":"P.K. Lala","year":"2000","unstructured":"P.K. Lala, Self-Checking and Fault-Tolerant Digital Design, San Francisco, CA: Morgan Kaufmann, 2000."},{"key":"10555_CR26","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1088\/0957-4484\/4\/1\/004","volume":"4","author":"C.S. Lent","year":"1993","unstructured":"C.S. Lent, P.D. Tougaw, W. Porod, and G.H. Bernstein, \u201cQuantum Cellular Automata,\u201d Nanotechnology, vol. 4, pp. 49\u201357, 1993.","journal-title":"Nanotechnology"},{"key":"10555_CR27","doi-asserted-by":"crossref","first-page":"1137","DOI":"10.1109\/71.735960","volume":"9","author":"G. Manimaran","year":"Nov 1998","unstructured":"G. Manimaran and C.S.R. Murthy, \u201cA Fault-Tolerant Dynamic Scheduling Algorithm for Multiprocessor Real-Time Systems and Its Analysis,\u201d IEEE Trans. Parallel Distrib. Syst., vol. 9, pp. 1137\u20131152, Nov 1998.","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"4","key":"10555_CR28","first-page":"664","volume":"86","author":"P. Mazumder","year":"April 1998","unstructured":"P. Mazumder, S. Kulkarni, M. Bhattacharya, J.P. Sun, and G.I. Haddad, \u201cDigital Circuit Applications of Resonant Tunneling Devices,\u201d Proc. I.E.E.E., vol. 86, no. 4, pp. 664\u2013686, April 1998.","journal-title":"Proc. I.E.E.E."},{"key":"10555_CR29","volume-title":"Technologies and Designs for Electronic Nanocomputers","author":"M.S. Montemerlo","year":"July 1996","unstructured":"M.S. Montemerlo, J.C. Love, G.J. Opitech, D.G. Gordon, and J.C. Ellenbogen, Technologies and Designs for Electronic Nanocomputers, Mclean, VA: MITRE, July 1996."},{"key":"10555_CR30","volume-title":"Automata Studies","author":"J. Neumann von","year":"1956","unstructured":"J. von Neumann, \u201cProbabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components,\u201d C. Shannon and J. McCarthy (eds), Automata Studies, Princeton, NJ: Princeton University Press, 1956."},{"key":"10555_CR31","doi-asserted-by":"crossref","unstructured":"K. Nikolic, A. Sadek, and M. Forshaw, \u201cArchitectures for Reliable Computing with Unreliable Nanodevices,\u201d IEEE-NANO, pp. 254\u2013259, 2001.","DOI":"10.1109\/NANO.2001.966429"},{"key":"10555_CR32","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1088\/0957-4484\/13\/3\/323","volume":"13","author":"K. Nikolic","year":"2002","unstructured":"K. Nikolic, A. Sadek, and M. Forshaw, \u201cFault-tolerant Techniques for Nanocomputers,\u201d Nanotechnology, vol. 13, pp. 357\u2013362, 2002.","journal-title":"Nanotechnology"},{"key":"10555_CR33","doi-asserted-by":"crossref","first-page":"589","DOI":"10.1109\/TC.1982.1676055","volume":"31","author":"J.H. Patel","year":"December 1982","unstructured":"J.H. Patel and L.Y. Fung, \u201cConcurrent Error Detection in ALUs by Recomputing with Shifted Operands,\u201d IEEE Trans. Comput., vol. 31, pp. 589\u2013592, December 1982.","journal-title":"IEEE Trans. Comput."},{"key":"10555_CR34","doi-asserted-by":"crossref","first-page":"1163","DOI":"10.1109\/12.324542","volume":"43","author":"D.K. Pradhan","year":"October 1994","unstructured":"D.K. Pradhan and N.H. Vaidya, \u201cRoll-Forward Checkpointing Scheme: A Novel Fault-Tolerant Architecture,\u201d IEEE Trans. Comput., vol. 43, pp. 1163\u20131174, October 1994.","journal-title":"IEEE Trans. Comput."},{"key":"10555_CR35","doi-asserted-by":"crossref","unstructured":"R. Rubin and A. DeHon, \u201cNanowire-based Sublithographic Programmable Logic Arrays,\u201d FPGA, pp. 123\u2013132, 2004.","DOI":"10.1145\/968280.968299"},{"key":"10555_CR36","unstructured":"P. Shivakuma, M. Kistler, S.W. Keckler, D. Burger, and L. Alvisi, \u201cModeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic,\u201d DSN, pp. 1112\u20131119, 2002."},{"key":"10555_CR37","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1109\/TNANO.2004.837853","volume":"4","author":"G. Snider","year":"2005","unstructured":"G. Snider and W. Robinett, \u201cCrossbar Demultiplexers for Nanoelectronics Based on n-Hot Codes,\u201d IEEE Transactions on Nanotechnology, vol. 4, pp. 249\u2013254, 2005.","journal-title":"IEEE Transactions on Nanotechnology"},{"key":"10555_CR38","doi-asserted-by":"crossref","first-page":"881","DOI":"10.1088\/0957-4484\/15\/8\/003","volume":"15","author":"G. Snider","year":"Aug 2004","unstructured":"G. Snider, P.J. Kuekes, and R.S. Williams, \u201cCMOS-like Logic in Defective, Nanoscale Crossbars,\u201d Nanotechnology, vol. 15, pp. 881\u2013891, Aug 2004.","journal-title":"Nanotechnology"},{"key":"10555_CR39","doi-asserted-by":"crossref","first-page":"888","DOI":"10.1088\/0957-4484\/16\/6\/045","volume":"16","author":"D.B. Strukov","year":"Apr 2005","unstructured":"D.B. Strukov and K.K. Likharev, \u201cCMOL FPGA: A Reconfigurable Architecture for Hybrid Digital Circuits with Two-terminal Nanodevices,\u201d Nanotechnology, vol. 16, pp. 888\u2013900, Apr 2005.","journal-title":"Nanotechnology"},{"key":"10555_CR40","doi-asserted-by":"crossref","unstructured":"D.B. Strukov and K.K. Likharev, \u201cA Reconfigurable Architecture for Hybrid CMOS\/Nanodevice Circuits,\u201d ACM FPGA, pp. 131\u2013140, 2006.","DOI":"10.1145\/1117201.1117221"},{"key":"10555_CR41","doi-asserted-by":"crossref","first-page":"865","DOI":"10.1109\/12.392845","volume":"44","author":"S. Tridandapani","year":"July 1995","unstructured":"S. Tridandapani, A.K. Somani, and U.R. Sandadi, \u201cLow Overhead Multiprocessor Allocation Strategies Exploiting System Spare Capacity for Fault Detection and Location,\u201d IEEE Trans. Comput., vol. 44, pp. 865\u2013877, July 1995.","journal-title":"IEEE Trans. Comput."},{"key":"10555_CR42","unstructured":"K.Wu and R. Karri, \u201cAlgorithm Level RE-computing with Shifted Operands\u2014A Register Transfer Level Concurrent Error Detection Technique,\u201d ITC, pp. 971\u2013978, 2000."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-006-0555-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-006-0555-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-006-0555-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,14]],"date-time":"2025-01-14T23:43:31Z","timestamp":1736898211000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-006-0555-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,20]]},"references-count":42,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2007,6]]}},"alternative-id":["10555"],"URL":"https:\/\/doi.org\/10.1007\/s10836-006-0555-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2007,3,20]]}}}