{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,6]],"date-time":"2024-07-06T00:14:10Z","timestamp":1720224850855},"reference-count":11,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2007,5,9]],"date-time":"2007-05-09T00:00:00Z","timestamp":1178668800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1007\/s10836-006-0630-0","type":"journal-article","created":{"date-parts":[[2007,5,4]],"date-time":"2007-05-04T10:24:22Z","timestamp":1178274262000},"page":"357-362","source":"Crossref","is-referenced-by-count":16,"title":["MDSI: Signal Integrity Interconnect Fault Modeling and Testing for SoCs"],"prefix":"10.1007","volume":"23","author":[{"given":"Sunghoon","family":"Chun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongjoon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,5,9]]},"reference":[{"key":"10630_CR1","doi-asserted-by":"crossref","unstructured":"A. Attarha and M. Nourani, \u201cTest Pattern Generation for Signal Integrity Faults on Long Interconnects,\u201d Proc. IEEE VLSI Test Symp., pp. 336\u2013341, 2002.","DOI":"10.1109\/VTS.2002.1011162"},{"key":"10630_CR2","unstructured":"W. Chen, S.K. Gupta, and M.A. Breuer, \u201cAnalytic Models for Crosstalk Delay and Pulse Analysis Under Non-Ideal Input,\u201d Proc. Int. Test Conf., pp. 809\u2013818, 1997."},{"key":"10630_CR3","volume-title":"Interconnect Analysis and Synthesis","author":"C. Cheng","year":"2000","unstructured":"C. Cheng, J. Lillis, S. Lin, and N. Chang, Interconnect Analysis and Synthesis, New York: Wiley, 2000."},{"key":"10630_CR4","doi-asserted-by":"crossref","unstructured":"M. Cuviello, S. Dey, X. Bai, and Y. Zhao, \u201cFault Modeling and Simulation for Crosstalk in System-on-Chip Interconnects,\u201d Proc. Int. Conf. Computer-aided Design, pp. 297\u2013303, 1999.","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"10630_CR5","doi-asserted-by":"crossref","unstructured":"HSPICE, v 2003.03-SP1, Synopsys Corporation.","DOI":"10.5089\/9781451853001.001"},{"key":"10630_CR6","doi-asserted-by":"crossref","first-page":"1750","DOI":"10.1109\/22.310584","volume":"42","author":"M. Kamon","year":"1994","unstructured":"M. Kamon, T.J. Tsuk, and J.K. White, \u201cFASTHENRY: A Multipole Accelerated 3-D Inductance Extraction Program,\u201d IEEE Trans. Microwave Theor. Tech., vol. 42, pp. 1750\u20131758, 1994.","journal-title":"IEEE Trans. Microwave Theor. Tech."},{"key":"10630_CR7","unstructured":"K.T. Lee, C. Nordquist, and J.A. Abraham, \u201cTest Generation for Crosstalk Effects in VLSI Circuits,\u201d Proc. IEEE VLSI Test Symp., pp. 628\u2013631, 1998."},{"key":"10630_CR8","doi-asserted-by":"crossref","unstructured":"M. Nourani and A. Attarha, \u201cBuilt-In Self Test for Signal Integrity,\u201d Proc. Des. Autom. Conf., pp.792\u2013797, 2001.","DOI":"10.1145\/378239.379068"},{"key":"10630_CR9","doi-asserted-by":"crossref","first-page":"387","DOI":"10.1109\/43.265680","volume":"13","author":"A. Rubio","year":"1994","unstructured":"A. Rubio, N. Itazaki, X. Xu, and K. Kinoshita, \u201cAn Approach to the Analysis and Detection of Crosstalk Faults in Digital VLSI Circuits,\u201d IEEE Trans. Comput.-aided Des. Integr. Circuits Syst., vol. 13, pp. 387\u2013395, 1994.","journal-title":"IEEE Trans. Comput.-aided Des. Integr. Circuits Syst."},{"key":"10630_CR10","doi-asserted-by":"crossref","unstructured":"W. Sirisaengtaksin and S.K. Gupta, \u201cEnhanced Crosstalk Fault Model and Methodology to Generate Tests for Arbitrary Inter-core Interconnect Topology,\u201d Proc. Asian Test Symp., pp. 163\u2013169, 2002.","DOI":"10.1109\/ATS.2002.1181705"},{"key":"10630_CR11","doi-asserted-by":"crossref","first-page":"800","DOI":"10.1109\/TCAD.2004.826540","volume":"23","author":"M.H. Tehranipour","year":"2004","unstructured":"M.H. Tehranipour, N. Ahmed, and M. Nourani, \u201cTesting SoC Interconnects for Signal Integrity using Extended JTAG Architecture,\u201d IEEE Trans. Comput.-aided Des. Integr. Circuits Syst., vol. 23, pp. 800\u2013811, 2004.","journal-title":"IEEE Trans. Comput.-aided Des. Integr. Circuits Syst."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-006-0630-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-006-0630-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-006-0630-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T21:57:40Z","timestamp":1559253460000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-006-0630-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,5,9]]},"references-count":11,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2007,8]]}},"alternative-id":["10630"],"URL":"https:\/\/doi.org\/10.1007\/s10836-006-0630-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,5,9]]}}}