{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T22:10:18Z","timestamp":1736374218557,"version":"3.32.0"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2006,2,1]],"date-time":"2006-02-01T00:00:00Z","timestamp":1138752000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2006,2]]},"DOI":"10.1007\/s10836-006-6392-x","type":"journal-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T17:54:22Z","timestamp":1147110862000},"page":"61-69","source":"Crossref","is-referenced-by-count":17,"title":["Automatic Test Pattern Generation for Resistive Bridging Faults"],"prefix":"10.1007","volume":"22","author":[{"given":"Piet","family":"Engelke","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilia","family":"Polian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"6392_CR1","doi-asserted-by":"crossref","unstructured":"J.P. Cusey and J.H. Patel, \u201cBART: A Bridging Fault Test Generator for Sequential Circuits,\u201d Int\u2019l Test Conf., 1997, pp. 838\u2013847.","DOI":"10.1109\/TEST.1997.639698"},{"key":"6392_CR2","doi-asserted-by":"crossref","unstructured":"P. Engelke, I. Polian, M. Renovell, and B. Becker, \u201cSimulating Resistive Bridging and Stuck-At Faults,\u201d Int\u2019l Test Conf., 2003, pp. 1051\u20131059.","DOI":"10.1109\/TEST.2003.1271093"},{"key":"6392_CR3","doi-asserted-by":"crossref","unstructured":"P. Engelke, I. Polian, M. Renovell, B. Seshadri, and B. Becker, \u201cThe Pros and Cons of Very-Low-Voltage Testing: An Analysis Based on Resistive Short Defects,\u201d VLSI Test Symp., 2004, pp. 171\u2013178.","DOI":"10.1109\/VTEST.2004.1299240"},{"key":"6392_CR4","doi-asserted-by":"crossref","unstructured":"F.J. Ferguson and J. Shen, \u201cExtraction and Simulation of Realistic CMOS Faults using Inductive Fault Analysis,\u201d Int\u2019l Test Conf., 1988, pp. 475\u2013484.","DOI":"10.1109\/TEST.1988.207759"},{"issue":"12","key":"6392_CR5","doi-asserted-by":"crossref","first-page":"1446","DOI":"10.1109\/TCAD.2002.804387","volume":"21","author":"E. Gizdarski","year":"2002","unstructured":"E. Gizdarski and H. Fujiwara, \u201cSPIRIT: A Highly Robust Combinational test Generation Algorithm,\u201d IEEE Trans. on CAD, vol. 21, no. 12, pp. 1446\u20131458, 2002.","journal-title":"IEEE Trans. on CAD"},{"key":"6392_CR6","doi-asserted-by":"crossref","unstructured":"G. Greenstein and J. Patel, \u201cE-PROOFS: A CMOS Bridging Fault Simulator,\u201d Int\u2019l Conf. on CAD, pp. 268\u2013271, 1992.","DOI":"10.1109\/ICCAD.1992.279362"},{"key":"6392_CR7","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1023\/A:1008355411566","volume":"15","author":"I. Hamzaoglu","year":"1999","unstructured":"I. Hamzaoglu and J. Patel, \u201cNew Techniques for Deterministic Test Pattern Generation,\u201d Journal of Electronic Testing: Theory and Applications, vol. 15, pp. 63\u201373, 1999.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"6392_CR8","unstructured":"H. Hao and E. McCluskey, \u201cResistive Shorts Within CMOS Gates,\u201d Int\u2019l Test Conf., pp. 292\u2013301, 1991,"},{"key":"6392_CR9","unstructured":"C. Lee and D.M.H. Walker, \u201cPROBE: A PPSFP Simulator for Resistive Bridging Faults,\u201d VLSI Test Symp., 2000, pp. 105\u2013110."},{"issue":"4","key":"6392_CR10","doi-asserted-by":"crossref","first-page":"546","DOI":"10.1145\/944027.944036","volume":"8","author":"Z. Li","year":"2003","unstructured":"Z. Li, X. Lu, W. Qiu, W. Shi, and D. Walker, \u201cA Circuit Level Fault Model for Resistive Bridges,\u201d ACM Trans. on Design Automation of Electronic Systems, vol. 8, no. 4, pp. 546\u2013559,2003.","journal-title":"ACM Trans. on Design Automation of Electronic Systems"},{"key":"6392_CR11","unstructured":"Y. Liao and D. Walker, \u201cFault Coverage Analysis for Physically-based CMOS Bridging Faults at Different Power Supply Voltages,\u201d Int\u2019l Test Conf., 1996, pp. 767\u2013775."},{"key":"6392_CR12","doi-asserted-by":"crossref","unstructured":"T. Maeda and K. Kinoshita, \u201cPrecise Test Generation for Resistive Bridging Faults of CMOS Combinational Circuits,\u201d Int\u2019l Test Conf., 2000, pp. 510\u2013519.","DOI":"10.1109\/TEST.2000.894244"},{"key":"6392_CR13","doi-asserted-by":"crossref","unstructured":"W. Moore, G. Gronthoud, K. Baker, and M. Lousberg, \u201cDelay-fault Testing and Defects in Deep Sub-micron\u2014Does Critical Resistance Really Mean Anything,\u201d Int\u2019l Test Conf., 2000, pp. 95\u2013104.","DOI":"10.1109\/TEST.2000.894196"},{"key":"6392_CR14","doi-asserted-by":"crossref","unstructured":"M. Moskewicz, C. Madigan, Y. Zhao, L. Zhang, and S. Malik, \u201cChaff: Engeneering an Efficient SAT Solver,\u201d Design Automation Conf., 2001.","DOI":"10.1145\/378239.379017"},{"key":"6392_CR15","doi-asserted-by":"crossref","unstructured":"I. Polian, P. Engelke, M. Renovell, and B. Becker, \u201cModelling Feedback Bridging Faults With Non-Zero Resistance,\u201d European Test Workshop, 2003, pp. 91\u201396.","DOI":"10.1109\/ETW.2003.1231674"},{"key":"6392_CR16","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1023\/A:1008336919671","volume":"14","author":"M. Renovell","year":"1999","unstructured":"M. Renovell, F. Aza\u00efs, and Y. Bertrand, \u201cDetection of Defects Using Fault Model Oriented Test Sequences,\u201d Journal of Electronic Testing: Theory and Applications, vol. 14, pp. 13\u201322, 1999.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"6392_CR17","doi-asserted-by":"crossref","unstructured":"M. Renovell, P. Huc, and Y. Bertrand, \u201cCMOS Bridge Fault Modeling,\u201d VLSI Test Symp., 1994, pp. 392\u2013397.","DOI":"10.1109\/VTEST.1994.292283"},{"key":"6392_CR18","doi-asserted-by":"crossref","unstructured":"M. Renovell, P. Huc, and Y. Bertrand, \u201cThe Concept of Resistance Interval: A New Parametric Model for Resistive Bridging Fault,\u201d VLSI Test Symp., 1995, pp. 184\u2013189.","DOI":"10.1109\/VTEST.1995.512635"},{"key":"6392_CR19","doi-asserted-by":"crossref","unstructured":"M. Renovell, P. Huc, and Y. Bertrand, \u201cBridging Fault Coverage Improvement by Power Supply Control,\u201d VLSI Test Symp., 1996, pp. 338\u2013343.","DOI":"10.1109\/VTEST.1996.510877"},{"key":"6392_CR20","doi-asserted-by":"crossref","unstructured":"R. Rodr\u00edguez-Monta\u00f1\u00e9s, E. Bruls, and J. Figueras, \u201cBridging Defects Resistance Measurements in a CMOS Process,\u201d Int\u2019l Test Conf., 1992, pp. 892\u2013899.","DOI":"10.1109\/TEST.1992.527915"},{"key":"6392_CR21","doi-asserted-by":"crossref","unstructured":"V. Sar-Dessai and D. Walker, \u201cAccurate Fault Modeling and Fault Simulation of Resistive Bridges,\u201d Int. Symp. Defect and Fault Tolerance in VLSI Systems, 1998, pp. 102\u2013107.","DOI":"10.1109\/DFTVS.1998.732156"},{"key":"6392_CR22","doi-asserted-by":"crossref","unstructured":"V. Sar-Dessai and D. Walker, \u201cResistive Bridge Fault Modeling, Simulation and Test Generation,\u201d Int\u2019l Test Conf., 1999, pp. 596\u2013605.","DOI":"10.1109\/TEST.1999.805784"},{"key":"6392_CR23","doi-asserted-by":"crossref","unstructured":"T. Shinogi, T. Kanbayashi, T. Yoshikawa, S. Tsuruoka, and T. Hayashi, \u201cFaulty Resistance Sectioning Technique for Resistive Bridging Fault ATPG Systems,\u201d Asian Test Symp., 2001, pp. 76\u201381.","DOI":"10.1109\/ATS.2001.990263"},{"key":"6392_CR24","unstructured":"M. Spica, M. Tripp, and R. Roeder, \u201cA New Understanding of Bridge Defect Resistances and Process Interactions from Correlating Inductive Fault Analysis Predictions to Empirical Test Results,\u201d IEEE Int\u2019l Workshop on Current and Defect-Based Testing, 2001, pp. 11\u201316."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-006-6392-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-006-6392-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-006-6392-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T21:48:49Z","timestamp":1736372929000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-006-6392-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,2]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2006,2]]}},"alternative-id":["6392"],"URL":"https:\/\/doi.org\/10.1007\/s10836-006-6392-x","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2006,2]]}}}