{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T22:10:07Z","timestamp":1736374207588,"version":"3.32.0"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2006,2,1]],"date-time":"2006-02-01T00:00:00Z","timestamp":1138752000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2006,2]]},"DOI":"10.1007\/s10836-006-6593-3","type":"journal-article","created":{"date-parts":[[2006,5,8]],"date-time":"2006-05-08T17:54:22Z","timestamp":1147110862000},"page":"49-60","source":"Crossref","is-referenced-by-count":3,"title":["Optimization of Test\/Diagnosis\/Rework Location(s) and Characteristics in Electronic System Assembly"],"prefix":"10.1007","volume":"22","author":[{"given":"Zhen","family":"Shi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Sandborn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"12","key":"6593_CR1","doi-asserted-by":"crossref","first-page":"987","DOI":"10.1109\/TC.1981.1675742","volume":"C-30","author":"T.W. Williams","year":"1981","unstructured":"T.W. Williams and N.C. Brown, \u201cDefect Level as a Function of Fault Coverage,\u201d IEEE Trans. on Computers, vol. C-30, no. 12, pp. 987\u2013988, 1981.","journal-title":"IEEE Trans. on Computers"},{"key":"6593_CR2","doi-asserted-by":"crossref","unstructured":"E.H. Volkerink, A. Khoche, L.A. Kamas, J. Revoir, and H.G. Kerkhoff, \u201cTackling Test Trade-offs from Design, Manufacturing to Market Using Economic Modeling,\u201d in Proc. International Test Conference, November 2001, pp. 1098\u20131107.","DOI":"10.1109\/TEST.2001.966736"},{"key":"6593_CR3","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/54.980051","volume":"19","author":"P. K. Nag","year":"2002","unstructured":"P. K. Nag, A. Gattiker, S. Wei, R. D. Blanton, and W. Maly, \u201cModeling the Economics of Testing: A DFT Perspective,\u201d IEEE Design & Test of Computers, vol. 19, pp. 29\u201341, 2002.","journal-title":"IEEE Design & Test of Computers"},{"key":"6593_CR4","doi-asserted-by":"crossref","unstructured":"C. Dislis, J.H. Dick, I.D. Dear, I.N. Azu, and A.P. Ambler, \u201cEconomics Modeling for the Determination of Test Strategies for Complex VLSI Boards,\u201d in Proc. of the Int. Test Conf., 1993, pp. 210\u2013217.","DOI":"10.1109\/TEST.1993.470700"},{"key":"6593_CR5","doi-asserted-by":"crossref","unstructured":"M. Tegethoff and T. Chen, \u201cDefects, Fault Coverage, Yield and Cost, in Board Manufacturing,\u201d Proc. of the Int. Test Conf., 1994, pp. 539\u2013547.","DOI":"10.1109\/TEST.1994.527997"},{"issue":"2\/3","key":"6593_CR6","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1007\/BF00972079","volume":"5","author":"M. Abadir","year":"1994","unstructured":"M. Abadir, A. Parikh, L. Bal, P. Sandborn, and C. Murphy, \u201cHigh Level Test Economics Advisor,\u201d Journal of Electronic Testing: Theory and Applications, vol. 5, no. 2\/3, pp. 195\u2013206, 1994.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"6593_CR7","doi-asserted-by":"crossref","unstructured":"T. Trichy, P. Sandborn, R. Raghavan, and S. Sahasrabudhe, \u201cA New Test\/Diagnosis\/Rework Model for Use in Technical Cost Modeling of Electronic Systems Assembly,\u201d Proc. of Int. Test Conf., 2001, pp. 1108\u20131117.","DOI":"10.1109\/TEST.2001.966737"},{"issue":"3","key":"6593_CR8","doi-asserted-by":"crossref","first-page":"637","DOI":"10.1109\/33.83956","volume":"14","author":"M. Driels","year":"1991","unstructured":"M. Driels and J. S. Klegka, \u201cAnalysis of Alternative Rework Strategies for Printed Writing Assembly Manufacturing Systems,\u201d IEEE Transactions on Components, Hybrids, and Manufacturing Systems, vol. 14, no. 3, pp. 637\u2013644, 1991.","journal-title":"IEEE Transactions on Components, Hybrids, and Manufacturing Systems"},{"key":"6593_CR9","unstructured":"Z. Shi and P. Sandborn, \u201cOptimization of Test\/Diagnosis\/Rework Location(s) and Characteristics in Electronic Systems Assembly Using Real-Coded Genetic Algorithms,\u201d Proc. International Test Conference, 2003, pp. 937\u2013946."},{"key":"6593_CR10","doi-asserted-by":"crossref","unstructured":"P. Goel, \u201cTest Generation Costs Analysis and Projections,\u201d Proc. of Design Automation Conference, 1980, pp. 77\u201384.","DOI":"10.1145\/800139.804515"},{"issue":"3","key":"6593_CR11","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1109\/6104.956805","volume":"24","author":"D. Becker","year":"2001","unstructured":"D. Becker and P. Sandborn, \u201cOne the Use of Yielded cost in Modeling Electronic Assembly Processes,\u201d IEEE Trans. on Electronics Packaging Manufacturing, vol. 24, no. 3, pp. 195\u2013202, 2001.","journal-title":"IEEE Trans. on Electronics Packaging Manufacturing"},{"key":"6593_CR12","unstructured":"R. L. Haupt, and S. E. Haupt, Practical Genetic Algorithms, Wiley, 1998."},{"key":"6593_CR13","unstructured":"C. Z. Janikow and Z. Michalewicz, \u201cAn Experimental Comparison of Binary and Floating Point Representations in Genetic Algorithms,\u201d Proc. of the 4thInt. Conference on Genetic Algorithms, 1991, pp. 31\u201336."},{"key":"6593_CR14","doi-asserted-by":"crossref","unstructured":"A. H. Wright, \u201cGenetic Algorithms for Real Parameter Optimization,\u201d Foundations of Genetic Algorithms, Morgan Kaufmann Publishers, pp. 205\u2013218, 1991.","DOI":"10.1016\/B978-0-08-050684-5.50016-1"},{"issue":"4","key":"6593_CR15","doi-asserted-by":"crossref","first-page":"360","DOI":"10.1109\/96.730420","volume":"21","author":"M. Abadir","year":"1998","unstructured":"M. Abadir, \u201cEconomics of Multichip Modules Testing Strategies,\u201d IEEE Transactions on Components, Packaging, and Manufacturing Technology, vol. 21, no. 4, pp. 360\u2013370, 1998.","journal-title":"IEEE Transactions on Components, Packaging, and Manufacturing Technology"},{"key":"6593_CR16","unstructured":"Z. Shi, \u201cOptimization of Test\/Diagnosis\/Rework Location(s) and Characteristics in Electronic Systems Assembly,\u201d Ph.D. Dissertation, Department of Mechanical Engineering, University of Maryland, College Park, MD, 2004."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-006-6593-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-006-6593-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-006-6593-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T21:48:47Z","timestamp":1736372927000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-006-6593-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,2]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2006,2]]}},"alternative-id":["6593"],"URL":"https:\/\/doi.org\/10.1007\/s10836-006-6593-3","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2006,2]]}}}