{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,12]],"date-time":"2025-01-12T18:40:15Z","timestamp":1736707215512,"version":"3.32.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"4-6","license":[{"start":{"date-parts":[[2006,12,1]],"date-time":"2006-12-01T00:00:00Z","timestamp":1164931200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2006,12]]},"DOI":"10.1007\/s10836-006-9500-z","type":"journal-article","created":{"date-parts":[[2006,12,23]],"date-time":"2006-12-23T11:33:14Z","timestamp":1166873594000},"page":"325-335","source":"Crossref","is-referenced-by-count":6,"title":["A BIST Scheme for SNDR Testing of \u03a3\u0394 ADCs Using Sine-Wave Fitting"],"prefix":"10.1007","volume":"22","author":[{"given":"Luis","family":"Rol\u00edndez","sequence":"first","affiliation":[]},{"given":"Salvador","family":"Mir","sequence":"additional","affiliation":[]},{"given":"Ahc\u00e9ne","family":"Bounceur","sequence":"additional","affiliation":[]},{"given":"Jean-Louis","family":"Carbon\u00e9ro","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,1,18]]},"reference":[{"key":"9500_CR1","doi-asserted-by":"crossref","unstructured":"K. Arabi and B. Kaminska, \u201cEfficient and Accurate Testing of Analog-to-Digital Converters Using Oscillation-Test Method,\u201d in Proc. IEEE European Design and Test Conference, Paris, France, Mar. 1997, pp. 348\u2013352.","DOI":"10.1109\/EDTC.1997.582381"},{"issue":"3\u20134","key":"9500_CR2","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1023\/A:1012211328531","volume":"17","author":"F. Aza\u00efs","year":"2001","unstructured":"F. Aza\u00efs, S. Bernard, Y. Bertrand, and M. Renovell, \u201cOptimizing Sinusoidal Histogram Test for Low Cost ADC BIST,\u201d J. Electron. Test.: Theory and Applications, vol. 17, no. 3\u20134, pp. 255\u2013266, Jun.\u2013Aug. 2001.","journal-title":"J. Electron. Test.: Theory and Applications"},{"issue":"4","key":"9500_CR3","doi-asserted-by":"crossref","first-page":"618","DOI":"10.1109\/4.75064","volume":"26","author":"B.E. Boser","year":"1991","unstructured":"B.E. Boser and B.A Wooley, \u201cSecond-Order Sigma\u2013Delta Modulation for Digital-Audio Signal Acquisition,\u201d IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 618\u2013627, April 1991.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9500_CR4","doi-asserted-by":"crossref","unstructured":"A. Bounceur, S. Mir, L. Rol\u00edndez, and E. Simeu. \u201c A CAT Platform for Analogue and Mixed-signal Test Evaluation and Optimization,\u201d in Informal Digest IEEE European Test Symposium, Southampton, UK, 2006, May, pp. 217\u2013222.","DOI":"10.1109\/VLSISOC.2006.313254"},{"issue":"3","key":"9500_CR5","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1109\/4.748183","volume":"34","author":"B. Dufort","year":"1999","unstructured":"B. Dufort and G.W. Roberts, \u201cOn-chip Analog Signal Generation for Mixed-signal Built-In Self-Test,\u201d IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 318\u2013330, March 1999.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9500_CR6","unstructured":"J.L. Huang and K.T. Cheng, \u201cTesting and Characterization of the One-Bit First-Order Delta\u2013Sigma Modulator for On-Chip Analog Signal Analysis,\u201d in Proc. IEEE International Test Conference, Atlantic City, USA, Oct. 2000, pp. 1021\u20131030."},{"key":"9500_CR7","doi-asserted-by":"crossref","unstructured":"G. Huertas, D. V\u00e1zquez, E.J. Peral\u00edas, A. Rueda, and J.L. Huertas, \u201cOscillation-based Test in Oversampling \u03a3\u0394 Modulators,\u201d in Microelectron. J., vol. 33, 2002, pp. 799\u2013806.","DOI":"10.1016\/S0026-2692(02)00095-2"},{"key":"9500_CR8","unstructured":"IEEE Std. 1057\u20131994, \u201cIEEE Standard for Digitizing Waveform Recorders,\u201d Piscataway, NJ: IEEE, Dec. 1994."},{"key":"9500_CR9","volume-title":"Analog Integrated Circuit Design","author":"D.A. Johns","year":"1996","unstructured":"D.A. Johns and K.W. Martin, \u201cAnalog Integrated Circuit Design,\u201d Wiley, New York, Nov. 1996."},{"key":"9500_CR10","doi-asserted-by":"crossref","unstructured":"G. Leger and A. Rueda, \u201cA Digital Test for First-Order \u03a3\u0394 Modulators\u201d, in Proc. IEEE Design, Automation and Test in Europe Conference, Paris, France, pp. 706\u2013707, Feb. 2004.","DOI":"10.1109\/DATE.2004.1268940"},{"key":"9500_CR11","doi-asserted-by":"crossref","unstructured":"G. Leger and A. Rueda, \u201cDigital Test for the Extraction of Integrator Leakage in 1st and 2nd Order \u03a3\u0394 Modulators,\u201d in IEE Proc. on Circuits, devices and systems, vol. 151, no. 4, Aug. 2004, pp. 349\u2013358.","DOI":"10.1049\/ip-cds:20040558"},{"key":"9500_CR12","doi-asserted-by":"crossref","unstructured":"A.K. Lu and G.W. Roberts, \u201cAn Analog Multi-tone Signal Generator for Built-In-Self-Test Applications,\u201d in Proc. IEEE International Test Conference, Washington DC, USA, 1994, pp. 650\u2013659, Oct.","DOI":"10.1109\/TEST.1994.528010"},{"key":"9500_CR13","unstructured":"M. Mahoney, \u201cDSP-based Testing of Analog and Mixed-signal Circuits,\u201d Washington DC: IEEE Computer Society, 1987."},{"key":"9500_CR14","doi-asserted-by":"crossref","unstructured":"P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato, and A. Baschirotto, \u201cBehavioral Modeling of Switched-Capacitor Sigma\u2013Delta Modulators,\u201d in IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 3, March 2003, pp. 352\u2013364.","DOI":"10.1109\/TCSI.2003.808892"},{"key":"9500_CR15","unstructured":"C.K. Ong, J.L. Huang, and K.T. Cheng, \u201cTesting Second-Order Delta\u2013Sigma Modulators Using Pseudo-Random Patterns,\u201d in Proc. IEEE International Mixed-Signal Testing Workshop, Lake Lanier Island, USA, June 2001, pp. 55\u201371."},{"key":"9500_CR16","doi-asserted-by":"crossref","first-page":"206","DOI":"10.1109\/TCSI.2003.821305","volume":"51","author":"C.K. Ong","year":"2004","unstructured":"C.K. Ong, K.T. Cheng, and L.C. Wang, \u201cA New Sigma\u2013Delta Modulator Architecture for Testing Using Digital Stimulus,\u201d IEEE Trans. Circuit Syst. I, vol. 51, pp. 206\u2013213, Jan. 2004.","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"4","key":"9500_CR17","doi-asserted-by":"crossref","first-page":"522","DOI":"10.1145\/944027.944035","volume":"8","author":"K. Parthasarathy","year":"2003","unstructured":"K. Parthasarathy, T. Kuyel, D. Price, L. Jin, D. Chen, and R. Geiger, \u201cBIST and Production Testing of ADCs Using Imprecise Stimulus,\u201d ACM Transact. Des. Automat. Electron. Syst., vol. 8, no. 4, pp. 522\u2013545, Oct. 2003.","journal-title":"ACM Transact. Des. Automat. Electron. Syst."},{"key":"9500_CR18","doi-asserted-by":"crossref","unstructured":"L. Rol\u00edndez, S. Mir, G. Prenat, and A. Bounceur, \u201cA 0.18\u00a0\u03bcm CMOS implementation of on-chip analogue test signal generation from digital test patterns,\u201d in Proc. IEEE Design, Automation and Test in Europe Conference, Paris, France, Feb. 2004, pp. 704\u2013705.","DOI":"10.1109\/DATE.2004.1268939"},{"key":"9500_CR19","unstructured":"L. Rol\u00edndez, S. Mir, A. Bounceur, and J.L. Carbon\u00e9ro, \u201cA Digital BIST for a 16-bit audio \u03a3\u0394 Analogue-to-Digital Converter,\u201d in Proc. IEEE International Mixed-Signal Testing Workshop, Cannes, France, June 2005, pp. 45\u201352."},{"key":"9500_CR20","doi-asserted-by":"crossref","unstructured":"A. Roy, S. Sunter, A. Fudoli, and D. Appello, \u201cHigh Accuracy Stimulus Generation for A\/D Converter BIST,\u201d in Proc. IEEE International Test Conference, Baltimore, USA, Oct. 2002, pp. 1031\u20131039.","DOI":"10.1109\/TEST.2002.1041859"},{"key":"9500_CR21","doi-asserted-by":"crossref","unstructured":"S. Sunter and N. Nagi, \u201cA Simplified Polynomial-Fitting Algorithm for DAC and ADC BIST,\u201d in Proc. IEEE International Test Conference, Washington DC, USA, Nov. 1997, pp. 389\u2013395.","DOI":"10.1109\/TEST.1997.639641"},{"key":"9500_CR22","unstructured":"M.F. Toner and G.W. Roberts, \u201cA BIST Scheme for an SNR Test of a Sigma\u2013Delta ADC,\u201d in Proc. IEEE International Test Conference, Baltimore, USA, Oct. 1993, pp. 805\u2013814."},{"key":"9500_CR23","unstructured":"J. Turino, \u201cReducing Mixed-Signal SoC Test Costs Using BIST,\u201d in Proc. IEEE International Mixed-Signal Test Workshop, Atlanta, USA, June 2001, pp. 103\u2013107."}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-006-9500-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-006-9500-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-006-9500-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,12]],"date-time":"2025-01-12T18:22:30Z","timestamp":1736706150000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-006-9500-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,12]]},"references-count":23,"journal-issue":{"issue":"4-6","published-print":{"date-parts":[[2006,12]]}},"alternative-id":["9500"],"URL":"https:\/\/doi.org\/10.1007\/s10836-006-9500-z","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2006,12]]}}}