{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,7]],"date-time":"2022-12-07T01:30:09Z","timestamp":1670376609576},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2007,9,11]],"date-time":"2007-09-11T00:00:00Z","timestamp":1189468800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2007,11,1]]},"DOI":"10.1007\/s10836-007-5003-9","type":"journal-article","created":{"date-parts":[[2007,9,10]],"date-time":"2007-09-10T17:35:18Z","timestamp":1189445718000},"page":"435-444","source":"Crossref","is-referenced-by-count":3,"title":["Analysis and Test of Resistive-Open Defects in SRAM Pre-Charge Circuits"],"prefix":"10.1007","volume":"23","author":[{"given":"Luigi","family":"Dilillo","sequence":"first","affiliation":[]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]},{"given":"Serge","family":"Pravossoudovitch","sequence":"additional","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"Magali","family":"Bastian","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,9,11]]},"reference":[{"key":"5003_CR1","unstructured":"Adams RD (2003) High performance memory testing. Kluwer, Dordrecht"},{"key":"5003_CR2","doi-asserted-by":"crossref","unstructured":"Adams RD, Cooley E. (1997) False write through and un-restored write electrical level fault models for SRAMs. Records of IEEE Intl. Workshop on Memory Technology Design and Testing pp 27\u201332","DOI":"10.1109\/MTDT.1997.619391"},{"key":"5003_CR3","doi-asserted-by":"crossref","unstructured":"Al-Ars Z, van de Goor AJ (2001) Static and Dynamic Behavior of Memory Cell Array Opens and Shorts in Embedded DRAMs. Proc Design, Automation and Test in Europe 496\u2013503","DOI":"10.1109\/DATE.2001.915069"},{"key":"5003_CR4","doi-asserted-by":"crossref","unstructured":"Dilillo L, Girard P, Pravossoudovitch S, Virazel A, Borri S, Hage-Hassan M. (2003) Comparison of open and resistive-open defect test conditions in SRAM address decoder. Proc of IEEE Asian Test Symposium 250\u2013255","DOI":"10.1109\/ATS.2003.1250818"},{"key":"5003_CR5","doi-asserted-by":"crossref","unstructured":"Dilillo L, Girard P, Pravossoudovitch S, Virazel A, Borri S (2004) March iC-: An Improved Version of March C- for ADOFs Detection. Proc of IEEE VLSI Test Symp 129\u2013134","DOI":"10.1109\/VTEST.2004.1299236"},{"key":"5003_CR6","doi-asserted-by":"crossref","unstructured":"Dilillo L, Girard P, Pravossoudovitch S, Virazel A, Borri S, Hage-Hassan M (2004) Dynamic Read Destructive Faults in Embedded SRAMs: Analysis and March Test Solution. Proc of IEEE European Test Symposium 140\u2013145","DOI":"10.1109\/ETSYM.2004.1347645"},{"key":"5003_CR7","doi-asserted-by":"crossref","unstructured":"Dilillo L, Girard P, Pravossoudovitch S, Virazel A, Hage-Hassan M (2005) Data Retention Fault in SRAM Memories: Analysis and Detection Procedures. Proc. of IEEE VLSI Test Symposiuma 183\u2013188","DOI":"10.1109\/VTS.2005.37"},{"key":"5003_CR8","doi-asserted-by":"crossref","unstructured":"Hamdioui S, Wadsworth R, Reyes JD, van de Goor AJ (2003) Importance of Dynamic Faults for New SRAM Technologies. Proc of IEEE European Test Workshop 29\u201334","DOI":"10.1109\/ETW.2003.1231665"},{"key":"5003_CR9","doi-asserted-by":"crossref","unstructured":"Needham W et al (1998) High volume microprocessor test escapes\u2014an analysis of defects our tests are missing. Proc of IEEE Int Test Conference 25\u201334","DOI":"10.1109\/TEST.1998.743133"},{"key":"5003_CR10","doi-asserted-by":"crossref","unstructured":"Niggemeyer D, Redeker M, Otterstedt J (1998) Integration of non-classical faults in standard march tests. Records of the Int Workshop on Memory Technology, Design and Testing","DOI":"10.1109\/MTDT.1998.705953"},{"issue":"5","key":"5003_CR11","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MDT.2002.1033788","volume":"19","author":"R Rodriquez","year":"2002","unstructured":"Rodriquez R et al (2002) Resistance Characterization of Interconnect Weak and Strong Open Defects. IEEE Des Test Comput 19(5):18\u201326","journal-title":"IEEE Des Test Comput"},{"key":"5003_CR12","unstructured":"Semiconductor Industry Association (SIA) International Technology Roadmap for Semiconductors (ITRS), 2005 edn"},{"key":"5003_CR13","volume-title":"Testing semiconductor memories: Theory and practice","author":"AJ Goor van de","year":"1998","unstructured":"van de Goor AJ (1998) Testing semiconductor memories: Theory and practice. COMTEX Publishing, Gouda, The Netherlands"},{"key":"5003_CR14","doi-asserted-by":"crossref","unstructured":"van de Goor AJ, Al-Ars Z (2000) Functional memory faults: A formal notation and a taxonomy. Proc of IEEE VLSI Test Symposium 281\u2013289","DOI":"10.1109\/VTEST.2000.843856"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5003-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-007-5003-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5003-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T01:57:42Z","timestamp":1559267862000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-007-5003-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,11]]},"references-count":14,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2007,11,1]]}},"alternative-id":["5003"],"URL":"https:\/\/doi.org\/10.1007\/s10836-007-5003-9","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,9,11]]}}}