{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T09:43:30Z","timestamp":1700041410740},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2007,9,9]],"date-time":"2007-09-09T00:00:00Z","timestamp":1189296000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2007,11,1]]},"DOI":"10.1007\/s10836-007-5013-7","type":"journal-article","created":{"date-parts":[[2007,9,8]],"date-time":"2007-09-08T12:13:02Z","timestamp":1189253582000},"page":"445-455","source":"Crossref","is-referenced-by-count":3,"title":["Functional Constraints vs. Test Compression in Scan-Based Delay Testing"],"prefix":"10.1007","volume":"23","author":[{"given":"Ilia","family":"Polian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideo","family":"Fujiwara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,9,9]]},"reference":[{"issue":"8","key":"5013_CR1","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"35","author":"R Bryant","year":"1986","unstructured":"Bryant R (1986) Graph-based algorithms for boolean function manipulation. IEEE Trans. Comput. 35(8):677\u2013691","journal-title":"IEEE Trans. Comput."},{"key":"5013_CR2","doi-asserted-by":"crossref","unstructured":"Dervisoglu B, Stong G (1991) Design for testability: using scanpath techniques for path-delay test and measurement. In: Int\u2019l test conf., pp 365\u2013374","DOI":"10.1109\/TEST.1991.519696"},{"key":"5013_CR3","unstructured":"Engelke P, Polian I, Renovell M, Seshadri B, Becker B (2004) The pros and cons of very-low-voltage testing: an analysis based on resistive short defects. In: VLSI test symp., pp 171\u2013178"},{"key":"5013_CR4","unstructured":"Fudoli A, Ascagni A, Appello D, Manhaeve H (2003) A practical evaluation of IDDQ test strategies for deep submicron production test application. experiences and targets from the field. In: European test workshop., pp 65\u201370"},{"key":"5013_CR5","doi-asserted-by":"crossref","unstructured":"Giles G, Irby J, Toneva D, Tsai K-H (2005) Built-in constraint resolution. In: Int\u2019l test conf.","DOI":"10.1109\/TEST.2005.1584032"},{"key":"5013_CR6","unstructured":"Hao H, McCluskey E (1991) Resistive shorts within CMOS gates. In: Int\u2019l test conf., pp 292\u2013301"},{"key":"5013_CR7","doi-asserted-by":"crossref","unstructured":"Henftling M, Wittmann H (1995) Bit parallel test pattern generation for path delay faults. In: European design and test conf., pp 521\u2013525","DOI":"10.1109\/EDTC.1995.470351"},{"key":"5013_CR8","doi-asserted-by":"crossref","unstructured":"Krsti\u0107 A, Liou J-J, Cheng K-T, Wang L-C (2003) On structural vs. functional testing for delay faults. In: Int\u2019l symp. on quality electronic design, pp 438\u2013441","DOI":"10.1109\/ISQED.2003.1194772"},{"key":"5013_CR9","unstructured":"Lin Y-C, Lu F, Cheng K-T (2005a) Pseudo-functional scan-based BIST for delay fault. In: VLSI test symp., pp 229\u2013234"},{"key":"5013_CR10","doi-asserted-by":"crossref","unstructured":"Lin Y-C, Lu F, Yang K, Cheng K-T (2005b) Constraint extraction for pseudo-functional scan-based delay testing. In: Asia and South Pacific design autom. conf., pp 166\u2013171","DOI":"10.1145\/1120725.1120797"},{"key":"5013_CR11","unstructured":"Liu X, Hsiao M (2003) Constrained ATPG for broadside transition testing. In: Int\u2019l symp. on defect and fault tolerance in VLSI systems, pp 175\u2013184"},{"issue":"6","key":"5013_CR12","doi-asserted-by":"crossref","first-page":"576","DOI":"10.1109\/MDT.2005.126","volume":"22","author":"X Liu","year":"2005","unstructured":"Liu X, Hsiao M (2005) A novel transition fault ATPG that reduces yield loss. IEEE Des. Test Comput. 22(6):576\u2013584","journal-title":"IEEE Des. Test Comput."},{"issue":"5","key":"5013_CR13","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/MDT.2003.1232256","volume":"20","author":"R Madge","year":"2003","unstructured":"Madge R, Benware B, Daasch W (2003) Obtaining high defect coverage for frequency-dependent defects in complex ASICs. IEEE Des. Test Comput. 20(5): 46\u201353","journal-title":"IEEE Des. Test Comput."},{"key":"5013_CR14","doi-asserted-by":"crossref","unstructured":"Mitra S, Avra L, McCluskey E (1997) Scan synthesis for one-hot signals. In: Int\u2019l test conf., pp 414\u2013422","DOI":"10.1109\/TEST.1997.639684"},{"key":"5013_CR15","unstructured":"Pecht M, Radojic R, Rao G (1998) Managing silicon chip reliability. CRC Press."},{"key":"5013_CR16","doi-asserted-by":"crossref","unstructured":"Pomeranz I (2004) On the generation of scan-based test sets with reachable states for testing under functional operation conditions. In: Design autom. conf., pp 928\u2013933","DOI":"10.1145\/996566.996813"},{"issue":"5","key":"5013_CR17","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1109\/TCAD.2004.826558","volume":"23","author":"J Rajski","year":"2004","unstructured":"Rajski J, Tyszer J, Kassab M, Mukherjee, N (2004) Embedded deterministic test. IEEE Trans. CAD 23(5):776\u2013792","journal-title":"IEEE Trans. CAD"},{"key":"5013_CR18","doi-asserted-by":"crossref","unstructured":"Rearick J (2001) Too much delay fault coverage is a bad thing. In: Int\u2019l test conf., pp 624\u2013633","DOI":"10.1109\/TEST.2001.966682"},{"issue":"8","key":"5013_CR19","doi-asserted-by":"crossref","first-page":"1057","DOI":"10.1109\/43.298042","volume":"13","author":"J Savir","year":"1994","unstructured":"Savir J (1994) Broad-Side delay test. IEEE Trans. CAD 13(8):1057\u20131064","journal-title":"IEEE Trans. CAD"},{"key":"5013_CR20","doi-asserted-by":"crossref","unstructured":"Saxena J, Butler K, Jayaram V, Kundu S, Arvind N, Sreeprakash P, Hachinger M (2003) A case study of IR-drop in structured at-speed testing. In: Int\u2019l test conf., pp 1098\u20131104","DOI":"10.1109\/TEST.2003.1271098"},{"key":"5013_CR21","doi-asserted-by":"crossref","unstructured":"Tafertshofer P, Ganz A, Henftling M (1997) A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists. In: Int\u2019l Conf. on CAD, pp 648\u2013655","DOI":"10.1109\/ICCAD.1997.643607"},{"key":"5013_CR22","doi-asserted-by":"crossref","unstructured":"Tehranipour M, Nourani M, Chakrabarty, K (2004) Nine-coded compression technique with application to reduced pin-count testing and flexible on-chip decompression. In: Design, automation and test in Europe, pp 173\u2013178.","DOI":"10.1109\/DATE.2004.1269072"},{"key":"5013_CR23","doi-asserted-by":"crossref","unstructured":"Vedula V, Abraham J (2000) A novel methodology for hierarchical test generation using functional constraint composition. In: Int\u2019l high-level validation and test workshop, pp 9\u201314","DOI":"10.1109\/HLDVT.2000.889552"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5013-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-007-5013-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5013-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T01:57:42Z","timestamp":1559267862000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-007-5013-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,9]]},"references-count":23,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2007,11,1]]}},"alternative-id":["5013"],"URL":"https:\/\/doi.org\/10.1007\/s10836-007-5013-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,9,9]]}}}