{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:27:55Z","timestamp":1737437275709,"version":"3.33.0"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2007,9,13]],"date-time":"2007-09-13T00:00:00Z","timestamp":1189641600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2007,11,1]]},"DOI":"10.1007\/s10836-007-5014-6","type":"journal-article","created":{"date-parts":[[2007,9,12]],"date-time":"2007-09-12T14:25:27Z","timestamp":1189607127000},"page":"389-404","source":"Crossref","is-referenced-by-count":2,"title":["A System-layer Infrastructure for SoC Diagnosis"],"prefix":"10.1007","volume":"23","author":[{"given":"P.","family":"Bernardi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Grosso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Rebaudengo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sonza Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,9,13]]},"reference":[{"key":"5014_CR1","doi-asserted-by":"crossref","unstructured":"Appello D, Bernardi P, Fudoli A, Rebaudengo M, Sonza Reorda M, Tancorre V, ViolanteM (2003) Exploiting programmable BIST for the diagnosis of embedded memory cores. IEEE Int Test Conf 379\u2013385","DOI":"10.1109\/TEST.2003.1270861"},{"issue":"1","key":"5014_CR2","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1023\/B:JETT.0000009315.57771.94","volume":"20","author":"D Appello","year":"2004","unstructured":"Appello D, Bernardi P, Corno F, Fudoli A, Rebaudengo M, Sonza Reorda M, Tancorre V, (2004) A BIST-based solution for the diagnosis of embedded memories adopting image processing techniques. J Electron Test: Theory Appl 20(1):79\u201387, February","journal-title":"J Electron Test: Theory Appl"},{"key":"5014_CR3","doi-asserted-by":"crossref","unstructured":"Appello D, Bernardi P, Grosso M, Rebaudengo M, Sonza Reorda M, Tancorre V (2006) Embedded Memory Diagnosis: An Industrial Workflow. IEEE Intl Test Conference","DOI":"10.1109\/TEST.2006.297672"},{"key":"5014_CR4","doi-asserted-by":"crossref","unstructured":"Appello D, Bernardi P, Grosso M, Rebaudengo M, Sonza Reorda M, Tancorre V (2006) On the Automation of the Test Flow of Complex SoCs. IEEE International VLSI Test Symposium 166\u2013171, May","DOI":"10.1109\/VTS.2006.51"},{"key":"5014_CR5","unstructured":"Bardell PH, McAnney WH, Savir J (1987) Built-In Test for VLSI: Pseudorandom Techniques. Wiley Interscience"},{"key":"5014_CR6","doi-asserted-by":"crossref","unstructured":"Benso A, Cataldo S, Chiusano S, Prinetto P, Zorian Y (1999) HD-BIST: a hierarchical framework for BIST scheduling and diagnosis in SOCs. IEEE Int Test Conf 1038\u20131044","DOI":"10.1109\/TEST.1999.805837"},{"key":"5014_CR7","doi-asserted-by":"crossref","unstructured":"Bergfeld T, Niggemeyer D, Rudnick E (2000) Diagnostic Testing of Embedded Memories Using BIST. IEEE Conference on Design, Automation and Test in Europe 305\u2013309","DOI":"10.1145\/343647.343786"},{"key":"5014_CR8","doi-asserted-by":"crossref","unstructured":"Bernardi P, Masera C, Quaglio F, Sonza Reorda M (2005) Testing logic cores using a BIST P1500 compliant approach: a case of study. IEEE Design, Automation and Test in Europe Conference Designers Track 228\u2013233","DOI":"10.1109\/DATE.2005.305"},{"key":"5014_CR9","doi-asserted-by":"crossref","unstructured":"Bernardi P, Sanchez E, Schillaci M, Squillero G, Sonza Reorda M (2006) An Effective Technique for Minimizing the Cost of Processor Software-Based Diagnosis in SoCs. IEEE Design, Automation and Test in Europe 412\u2013417","DOI":"10.1109\/DATE.2006.243795"},{"key":"5014_CR10","doi-asserted-by":"crossref","unstructured":"Bernardi P, Rebaudengo M, Sonza Reorda M, Violante M (2003) A P1500-compatible programmable BIST approach for the test of Embedded Flash Memories. IEEE Conference on Design, Automation and Test in Europe Conference 720\u2013725","DOI":"10.1109\/DATE.2003.1253692"},{"key":"5014_CR11","doi-asserted-by":"crossref","unstructured":"Boutobza S, Nicolaidis M, Lamara KM, Costa A (2005) Programmable memory BIST. IEEE Int Test Conf 1155\u20131164, November","DOI":"10.1109\/TEST.2005.1584083"},{"key":"5014_CR12","doi-asserted-by":"crossref","unstructured":"Bouwman F, Oostdijk S, Stans R, Bennetts B, Beenker F (1992) Macro Testability: the results of production device applications. IEEE Int Test Conf 232\u2013241","DOI":"10.1109\/TEST.1992.527824"},{"key":"5014_CR13","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1109\/43.913755","volume":"20","author":"L Chen","year":"2001","unstructured":"Chen L, Dey S (2001) Software-based Self-Testing Methodology for Processor Cores. IEEE Trans Comput-Aided Des Integr Circuits Syst 20:369\u2013380, March","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5014_CR14","doi-asserted-by":"crossref","unstructured":"Cheng WT, Sharma M, Rinderknecht T, Lai L, Hill C (2006) Signature based diagnosis for logic BIST. IEEE Intl Test Conference","DOI":"10.1109\/TEST.2006.297720"},{"issue":"2","key":"5014_CR15","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/92.585217","volume":"5","author":"R Chou","year":"1997","unstructured":"Chou R, Saluja K, Agrawal V (1997) Scheduling Tests for VLSI systems under power constraints. IEEE Trans VLSI Systems 5(2):175\u2013185, Sept.","journal-title":"IEEE Trans VLSI Systems"},{"issue":"3","key":"5014_CR16","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/MDT.2003.1198689","volume":"21","author":"CY Clark","year":"2003","unstructured":"Clark CY, Ricchetti M (2003) Infrastructure IP for Configuration and Test of Boards and Systems. IEEE Des Test Comput 21(3):78\u201387, May\u2013June","journal-title":"IEEE Des Test Comput"},{"key":"5014_CR17","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1007\/BF00972517","volume":"5","author":"BF Cockburn","year":"1994","unstructured":"Cockburn BF (1994) Tutorial on semiconductor memory testing. J Electron Test: Theory Appl 5:321\u2013336","journal-title":"J Electron Test: Theory Appl"},{"key":"5014_CR18","unstructured":"Haberl OF, Kropf T (1992) HIST: A methodology for the automatic insertion of a Hierarchical Self-Test. IEEE Int Test Conf 732\u2013741"},{"key":"5014_CR19","doi-asserted-by":"crossref","unstructured":"Hetherington G, Fryars T, Tamarapalli N, Kassab M, Hassan A, Rajski J (1999) Logic BIST for large Industrial Designs: Real Issues and Case Studies. IEEE Int Test Conf 358\u2013367","DOI":"10.1109\/TEST.1999.805650"},{"issue":"1","key":"5014_CR20","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/54.748806","volume":"16","author":"CT Huang","year":"1999","unstructured":"Huang CT, Huang JR, Wu CF, Wu CW, Chang TY (1999) A Programmable Bist Core for Embedded DRAM. IEEE Des Test Comput 16(1):59\u201370","journal-title":"IEEE Des Test Comput"},{"key":"5014_CR21","unstructured":"IEEE 1450 Working Group (2006) STIL description language. http:\/\/grouper.ieee.org\/groups\/1450\/"},{"key":"5014_CR22","unstructured":"IEEE 1500 SECT standard (2006) http:\/\/grouper.ieee.org\/groups\/1500\/"},{"key":"5014_CR23","doi-asserted-by":"crossref","unstructured":"Iyengar V, Chakrabarty K, Marinissen EJ (2002) Efficient Wrapper\/TAM co-optimization for large SOCs. IEEE Design, Automation and Test in Europe Conference and Exhibition 491\u2013498","DOI":"10.1109\/DATE.2002.998318"},{"issue":"4","key":"5014_CR24","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MDT.2002.1018130","volume":"19","author":"A Krstic","year":"2002","unstructured":"Krstic A, Lai WC, Cheng KT, Chen L, Dey S (2002) Embedded software-based self-test for programmable core-based designs. IEEE Des Test Comput 19(4):18\u201327, July\u2013Aug.","journal-title":"IEEE Des Test Comput"},{"key":"5014_CR25","doi-asserted-by":"crossref","unstructured":"Lam H (2002) A Two-Step Process for Achieving an Open Test-Development Environment. IEEE Electronics Manufacturing Technology Symposium 403\u2013406","DOI":"10.1109\/IEMT.2002.1032788"},{"key":"5014_CR26","doi-asserted-by":"crossref","unstructured":"Lam H (2004) New Design-to-Test Software Strategies Accelerate Time-to-Market. IEEE\/CPMT\/SEMI International Electronic Manufacturing Test Symposium 140\u2013143","DOI":"10.1109\/IEMT.2004.1321646"},{"key":"5014_CR27","doi-asserted-by":"crossref","unstructured":"Larsson E, Peng Z (2001) An Integrated System-on-Chip Test Framework. IEEE Design, Automation and Test in Europe 138\u2013144","DOI":"10.1109\/DATE.2001.915014"},{"issue":"3","key":"5014_CR28","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1109\/MDT.2004.17","volume":"21","author":"TM Mak","year":"2004","unstructured":"Mak TM, Krstic A, Cheng KT, Wang LC (2004) New challenges in delay testing of nanometer, multigigahertz designs. IEEE Des Test Comput 21(3):241\u2013248, May\u2013June","journal-title":"IEEE Des Test Comput"},{"key":"5014_CR29","doi-asserted-by":"crossref","unstructured":"Marinissen EJ, Zorian Y, Kapur R, Taylor T, Whetsel L (1999) Towards a Standard for Embedded Core Test: An Example. IEEE Int Test Conf 616\u2013627","DOI":"10.1109\/TEST.1999.805786"},{"issue":"1","key":"5014_CR30","doi-asserted-by":"crossref","first-page":"88","DOI":"10.1109\/TCAD.2004.839486","volume":"24","author":"A Paschalis","year":"2005","unstructured":"Paschalis A, Gizopoulos D (2005) Effective software-based self-test strategies for on-line periodic testing of embedded processors. IEEE Trans Comput-Aided Des Integr Circuits Syst 24:88\u201399, Jan.","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5014_CR31","doi-asserted-by":"crossref","unstructured":"Psarakis M, Gizopoulos D, Hatzimihail M, Paschalis A, Raghunathan A, Ravi S (2006) Systematic software-based self-test for pipelined processors. ACM\/IEEE Design Automation Conference 393\u2013398","DOI":"10.1145\/1146909.1147014"},{"key":"5014_CR32","doi-asserted-by":"crossref","unstructured":"Savir J (1997) BIST-based fault diagnosis in the presence of embedded memories. Computer Design: VLSI in Computers and Processors 37\u201347","DOI":"10.1109\/ICCD.1997.628847"},{"key":"5014_CR33","unstructured":"Stroud CE (2002) A designer\u2019s Guide to Built_In Self_Test. Kluwer Academic Publisher"},{"key":"5014_CR34","volume-title":"Testing Semiconductor memories: Theory and Practice","author":"AJ Goor van de","year":"1998","unstructured":"van de Goor AJ (1998) Testing Semiconductor memories: Theory and Practice. Gouda, The Netherlands: ComTex"},{"key":"5014_CR35","doi-asserted-by":"crossref","unstructured":"Wang CW, Wu CF, Li JF, Wu CW, Teng T, Chiu K, Lin HP (2000) A Built-In Self Test and Diagnosis Scheme for Embedded SRAM. IEEE Asian Test Symposium 45\u201349","DOI":"10.1109\/ATS.2000.893601"},{"key":"5014_CR36","unstructured":"Wang C, Huang J, Lin Y, Cheng K, Huang C, Wu C (2002) Test Scheduling of BISTed Memory Cores for SOC. IEEE Asian Test Symposium 356\u2013361"},{"issue":"11","key":"5014_CR37","doi-asserted-by":"crossref","first-page":"1335","DOI":"10.1109\/TC.2006.186","volume":"55","author":"CHP Wen","year":"2006","unstructured":"Wen CHP, Wang LC, Cheng KT (2006) Simulation-based functional test generation for embedded processors. IEEE Trans Comput 55(11):1335\u20131343, Nov.","journal-title":"IEEE Trans Comput"},{"key":"5014_CR38","unstructured":"Wen CHP, Wang LC, Cheng KT, Liu WT, Chen JJ (2005) Simulation-based target test generation techniques for improving the robustness of a software-based-self-test methodology. IEEE Int Test Conf"},{"key":"5014_CR39","unstructured":"Zhou J, Wunderlich HJ (2006) Software-based self-test of processors under power constraints. IEEE Design, Automation and Test in Europe 1\u20136"},{"key":"5014_CR40","doi-asserted-by":"crossref","unstructured":"Zorian Y (1993) A Distributed BIST Control Scheme for Complex VLSI Devices. IEEE VLSI Test Symposium 4\u20139","DOI":"10.1109\/VTEST.1993.313316"},{"issue":"3","key":"5014_CR41","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1109\/MDT.2002.1003776","volume":"19","author":"Y Zorian","year":"2002","unstructured":"Zorian Y (2002) What is an Infrastructure IP?. IEEE Des Test Comput 19(3):5\u20137, May\u2013June","journal-title":"IEEE Des Test Comput"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5014-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-007-5014-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5014-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T23:36:26Z","timestamp":1737416186000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-007-5014-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,13]]},"references-count":41,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2007,11,1]]}},"alternative-id":["5014"],"URL":"https:\/\/doi.org\/10.1007\/s10836-007-5014-6","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2007,9,13]]}}}