{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T14:57:26Z","timestamp":1673449046869},"reference-count":13,"publisher":"Springer Science and Business Media LLC","issue":"1-3","license":[{"start":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T00:00:00Z","timestamp":1201564800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1007\/s10836-007-5028-0","type":"journal-article","created":{"date-parts":[[2008,1,28]],"date-time":"2008-01-28T13:05:08Z","timestamp":1201525508000},"page":"35-44","source":"Crossref","is-referenced-by-count":10,"title":["Software and Hardware Techniques for SEU Detection in IP Processors"],"prefix":"10.1007","volume":"24","author":[{"given":"C.","family":"Bolchini","sequence":"first","affiliation":[]},{"given":"A.","family":"Miele","sequence":"additional","affiliation":[]},{"given":"M.","family":"Rebaudengo","sequence":"additional","affiliation":[]},{"given":"F.","family":"Salice","sequence":"additional","affiliation":[]},{"given":"D.","family":"Sciuto","sequence":"additional","affiliation":[]},{"given":"L.","family":"Sterpone","sequence":"additional","affiliation":[]},{"given":"M.","family":"Violante","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,1,29]]},"reference":[{"issue":"6","key":"5028_CR1","doi-asserted-by":"crossref","first-page":"627","DOI":"10.1109\/71.774911","volume":"10","author":"Z Alkhalifa","year":"1999","unstructured":"Alkhalifa Z, Nair VSS, Krishnamurthy N, Abraham JA (1999) Design and evaluation of system-level checks for on-line control flow error detection. IEEE Trans Parallel Distrib Syst 10(6):627\u2013641","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"5028_CR2","doi-asserted-by":"crossref","unstructured":"Bernardi P, Bolzani L, Rebaudengo M, Sonza Reorda M, Violante M (2005) An integrated approach for increasing the soft-error detection capabilities in SoCs processors. In Proc. 20th IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp 445\u2013453","DOI":"10.1109\/DFTVS.2005.17"},{"key":"5028_CR3","doi-asserted-by":"crossref","unstructured":"Bolchini C, Miele A, Pomante L, Salice F, Sciuto D (2004) Reliable system co-design: the FIR case study. In Proc. 19th IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems. Cannes, France, pp 433\u2013441","DOI":"10.1109\/DFTVS.2004.1347868"},{"key":"5028_CR4","doi-asserted-by":"crossref","unstructured":"Bolchini C, Miele A, Salice F, Sciuto D (2005) A model of soft error effects in generic IP processors. In Proc. 20th IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp 334\u2013342","DOI":"10.1109\/DFTVS.2005.10"},{"key":"5028_CR5","doi-asserted-by":"crossref","unstructured":"Bolchini C, Pomante L, Salice F, Sciuto D (2005) Reliable system specification for self-checking data-paths. In Proc. of the Conf. on Design, Automation and Test in Europe. IEEE Computer Society, Washington, DC, USA, pp 1278\u20131283","DOI":"10.1109\/DATE.2005.259"},{"key":"5028_CR6","unstructured":"Bolchini C, Miele A, Rebaudengo M, Sterpone L, Violante M, Sciuto D (2006) Combined software and hardware techniques for the design of reliable IP processors. In Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp 265\u2013273"},{"issue":"3","key":"5028_CR7","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1023\/A:1015079004512","volume":"18","author":"P Civera","year":"2002","unstructured":"Civera P, Macchiarulo L, Rebaudengo M, Sonza Reorda M, Violante M (2002) An FPGA-based approach for speeding-up fault injection campaigns on safety-critical circuits. Journal of Electronic Testing: Theory and Applications 18(3):261\u2013271, June","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"issue":"3","key":"5028_CR8","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1109\/TNS.2003.813129","volume":"50","author":"PE Dodd","year":"2003","unstructured":"Dodd PE, Massengill LW (2003) Basic mechanisms and modeling of single-event upset in digital microelectronics. IEEE Trans Nucl Sci 50(3):583\u2013602, June","journal-title":"IEEE Trans Nucl Sci"},{"key":"5028_CR9","unstructured":"Gaisler J (2003) The LEON2 IEEE-1754 (SPARC V8) Processor http:\/\/www.gaisler.com"},{"key":"5028_CR10","doi-asserted-by":"crossref","unstructured":"Goloubeva O, Rebaudengo M, Reorda MS, Violante M (2005) Improved software-based processor control-flow errors detection technique. In Reliability and Maintainability Symposium, 2005. Proceedings. Annual, pp 583\u2013589","DOI":"10.1109\/RAMS.2005.1408426"},{"key":"5028_CR11","doi-asserted-by":"crossref","unstructured":"Rebaudengo M, Sonza Reorda M, Torchiano M, Violante M (1999) Soft-error detection through software fault-tolerance techniques. In Proc. IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, pp 210\u2013218","DOI":"10.1109\/DFTVS.1999.802887"},{"issue":"3","key":"5028_CR12","doi-asserted-by":"crossref","first-page":"1491","DOI":"10.1109\/TNS.2002.1039689","volume":"49","author":"M Rebaudengo","year":"2002","unstructured":"Rebaudengo M, Sonza Reorda M, Violante M, Nicolescu B, Velazco R (2002) Coping with SEUs\/SETs in microprocessors by means of low-cost solutions: a comparative study. IEEE Trans Nucl Sci (49)3:1491\u20131495, June","journal-title":"IEEE Trans Nucl Sci"},{"key":"5028_CR13","doi-asserted-by":"crossref","unstructured":"Ziegler F et al (1996) Terrestrial cosmic rays and soft errors. IBM J Res Develop 40(1)","DOI":"10.1147\/rd.401.0019"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5028-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-007-5028-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5028-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T21:57:42Z","timestamp":1559253462000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-007-5028-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1,29]]},"references-count":13,"journal-issue":{"issue":"1-3","published-print":{"date-parts":[[2008,6]]}},"alternative-id":["5028"],"URL":"https:\/\/doi.org\/10.1007\/s10836-007-5028-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,1,29]]}}}