{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,2,13]],"date-time":"2023-02-13T20:34:04Z","timestamp":1676320444251},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"1-3","license":[{"start":{"date-parts":[[2008,1,30]],"date-time":"2008-01-30T00:00:00Z","timestamp":1201651200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1007\/s10836-007-5030-6","type":"journal-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T15:04:48Z","timestamp":1201619088000},"page":"247-257","source":"Crossref","is-referenced-by-count":16,"title":["Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving"],"prefix":"10.1007","volume":"24","author":[{"given":"Zhiyuan","family":"He","sequence":"first","affiliation":[]},{"given":"Zebo","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Petru","family":"Eles","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Rosinger","sequence":"additional","affiliation":[]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,1,30]]},"reference":[{"key":"5030_CR1","doi-asserted-by":"crossref","unstructured":"Aerts J, Marinissen EJ (1998) Scan chain design for test time reduction in core-based ICs. Proceedings of the International Test Conference, pp 448\u2013457","DOI":"10.1109\/TEST.1998.743185"},{"issue":"4","key":"5030_CR2","doi-asserted-by":"crossref","first-page":"846","DOI":"10.1137\/0209064","volume":"9","author":"BS Baker","year":"1980","unstructured":"Baker BS, Coffman EG Jr, Rivest RL (1980) Orthogonal packings in two dimensions. SIAM J Comput 9(4) 846\u2013855 (Nov)","journal-title":"SIAM J Comput"},{"issue":"4","key":"5030_CR3","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/40.782564","volume":"19","author":"S Borkar","year":"1999","unstructured":"Borkar S (1999) Design challenges of technology scaling. IEEE Micro 19(4) 23\u201329 (Jul)","journal-title":"IEEE Micro"},{"key":"5030_CR4","doi-asserted-by":"crossref","unstructured":"Chakrabarty K (2000) Design of system-on-a-chip test access architectures under place-and-route and power constraints. Proceedings of the IEEE\/ACM Design Automation Conference, pp 432\u2013437","DOI":"10.1145\/337292.337531"},{"issue":"2","key":"5030_CR5","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/92.585217","volume":"5","author":"R Chou","year":"1997","unstructured":"Chou R, Saluja K, Agrawal V (1997) Scheduling tests for VLSI systems under power constraints. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 5(2):175\u2013184 (Jun)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"5030_CR6","unstructured":"Dincbas, M, Van Hentenryck P, Simonis H, Aggoun A, Graf T,Berthier F (1988) The constraint logic programming language CHIP. Proceedings of the International Conference on Fifth Generation Computer Systems, pp 693\u2013702"},{"issue":"4","key":"5030_CR7","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/40.612211","volume":"17","author":"D Flynn","year":"1997","unstructured":"Flynn D (1997) AMBA: enabling reusable on-chip designs. IEEE Micro 17(4):20\u201327 (Jul\/Aug)","journal-title":"IEEE Micro"},{"key":"5030_CR8","doi-asserted-by":"crossref","unstructured":"Goel SK, Marinissen EJ (2003) Control-aware test architecture design for modular SoC testing. Proceedings of the IEEE European Test Workshop, pp 57\u201362","DOI":"10.1109\/ETW.2003.1231669"},{"key":"5030_CR9","unstructured":"Gunther SH, Binns F, Carmean DM, Hall JC (2001) Managing the impact of increasing microprocessor power consumption. Intel Technol J 5(1): 1\u20139 Feb. [online]. Available: ftp:\/\/download.intel.com\/technology\/itj\/q12001\/pdf\/art_4.pdf"},{"key":"5030_CR10","unstructured":"He Z, Peng Z, Eles P (2006) Power constrained and defect-probability driven SoC test scheduling with test set partitioning. Proceedings of the IEEE Design, Automation and Test in Europe, pp 291\u2013296"},{"key":"5030_CR11","doi-asserted-by":"crossref","unstructured":"Huang Y, Cheng W-T, Tsai C-C, Mukherjee N, Samman O, Zaidan Y, Reddy SM (2001) Resource allocation and test scheduling for concurrent test of core-based SoC design. Proceedings of the IEEE Asian Test Symposium, pp 265\u2013270","DOI":"10.1109\/ATS.2001.990293"},{"key":"5030_CR12","doi-asserted-by":"crossref","unstructured":"Huang W, Stan MR, Skadron K, Sankaranarayanan K, Ghosh S, Velusamy S (2004) Compact thermal modeling for temperature-aware design. Proceedings of the ACM\/IEEE Design Automation Conference, pp 878\u2013883","DOI":"10.1145\/996566.996800"},{"key":"5030_CR13","doi-asserted-by":"crossref","unstructured":"Huang W, Ghosh S, Sankaranarayanan K, Skadron K, Stan MR (2006) HotSpot: a compact thermal modeling methodology for early-state VLSI design. IEEE Transactions Very Large Scale Integration (VLSI) Systems 14(5):501\u2013513 (May)","DOI":"10.1109\/TVLSI.2006.876103"},{"issue":"9","key":"5030_CR14","doi-asserted-by":"crossref","first-page":"1088","DOI":"10.1109\/TCAD.2002.801102","volume":"21","author":"V Iyengar","year":"2002","unstructured":"Iyengar V, Chakrabarty K (2002) \u201cSystem-on-a-chip test with precedence relationships, preemption and power constraints. IEEE Trans Comput-Aided Des Integr Circuits Syst 21(9):1088\u20131094 (Sep)","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5030_CR15","doi-asserted-by":"crossref","unstructured":"Iyengar V, Chakrabarty K, Marinissen EJ (2001) Test wrapper and test access mechanism co-optimization for system-on-chip. Proceedings of the International Test Conference, pp 1023\u20131032","DOI":"10.1109\/TEST.2001.966728"},{"issue":"12","key":"5030_CR16","doi-asserted-by":"crossref","first-page":"1619","DOI":"10.1109\/TC.2003.1252857","volume":"52","author":"V Iyengar","year":"2003","unstructured":"Iyengar V, Chakrabarty K, Marinissen EJ (2003) Test access mechanism optimization, test scheduling, and test data volume reduction for system-on-chip. IEEE Trans Comput 52(12):1619\u20131632 (Dec)","journal-title":"IEEE Trans Comput"},{"key":"5030_CR17","doi-asserted-by":"crossref","unstructured":"Jaffar J, Lassez J-L (1987) Constraint logic programming. Proceedings of the ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages, pp 111\u2013119","DOI":"10.1145\/41625.41635"},{"issue":"4\/5","key":"5030_CR18","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1023\/A:1016589322936","volume":"18","author":"E Larsson","year":"2002","unstructured":"Larsson E, Peng Z (2002) An integrated framework for the design and optimization of SoC test solutions. J Electron Test Theor Appl 18(4\/5):385\u2013400 (Aug)","journal-title":"J Electron Test Theor Appl"},{"issue":"1","key":"5030_CR19","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1016\/j.ipl.2004.01.006","volume":"90","author":"N Lesh","year":"2004","unstructured":"Lesh N, Marks J, McMahon A, Mitzenmacher M (2004) Exhaustive approaches to 2D rectangular perfect packings. Inf Process Lett 90(1):7\u201314 (Apr)","journal-title":"Inf Process Lett"},{"key":"5030_CR20","unstructured":"Liu C, Veeraraghavant K, Iyengar V (2005) Thermal-aware test scheduling and hot spot temperature minimization for core-based systems. Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp 552\u2013560"},{"key":"5030_CR21","unstructured":"Mahajan R (2002) Thermal management of CPUs: a perspective on trends, needs and opportunities. Keynote presentation in the 8th International Workshop on THERMal INvestigations of ICs and Systems, Oct 2002. [Online] available: http:\/\/tima.imag.fr\/Conferences\/therminic\/Therminic02\/Posters\/Rmahajan.pdf"},{"key":"5030_CR22","doi-asserted-by":"crossref","unstructured":"Muresan V, Wang X, Vladutiu M (2000) A comparison of classical scheduling approaches in power-constrained block-test scheduling. Proceedings of the International Test Conference, pp 882\u2013891","DOI":"10.1109\/TEST.2000.894299"},{"issue":"11","key":"5030_CR23","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/2.544235","volume":"29","author":"BT Murray","year":"1996","unstructured":"Murray BT, Hayes JP (1996) Testing ICs: getting to the core of the problem. IEEE Comput 29(11):32\u201338 (Nov)","journal-title":"IEEE Comput"},{"key":"5030_CR24","doi-asserted-by":"crossref","unstructured":"Pouya B, Crouch A (2000) Optimization trade-offs for vector volume and test power. Proceedings of the International Test Conference, pp 873\u2013881","DOI":"10.1109\/TEST.2000.894298"},{"key":"5030_CR25","doi-asserted-by":"crossref","unstructured":"Ravikumar CP, Chandra G, Verma A (2000) Simultaneous module selection and scheduling for power-constrained testing of core based systems. Proceedigs of the International Conference on VLSI Design, pp 462\u2013467","DOI":"10.1109\/ICVD.2000.812650"},{"issue":"11","key":"5030_CR26","doi-asserted-by":"crossref","first-page":"2502","DOI":"10.1109\/TCAD.2006.873898","volume":"25","author":"P Rosinger","year":"2006","unstructured":"Rosinger P, Al-Hashimi BM, Chakrabarty K (2006) Thermal-safe test scheduling for core-based system-on-Chip integrated circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 25(11):2502\u20132512 (Nov)","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5030_CR27","doi-asserted-by":"crossref","unstructured":"Samii S, Larsson E, Chakrabarty K, Peng Z (2006) Cycle-accurate test power modeling and its application to SoC test scheduling. Proceedings of the International Test Conference, pp 1\u201310","DOI":"10.1109\/TEST.2006.297693"},{"key":"5030_CR28","unstructured":"Shi C, Kapur R (2004) How power-aware test improves reliability and yield. EETimes, Sep. 15, 2004. [Online] available http:\/\/www.eetimes.com\/showArticle.jhtml?articleID=47208594"},{"key":"5030_CR29","doi-asserted-by":"crossref","unstructured":"Skadron K, Stan MR, Huang W, Velusamy S, Sankaranarayanan K, Tarjan D (2003) Temperature-aware microarchitecture. Proceedings of the IEEE International Symposium on Computer Architecture, pp 2\u201313","DOI":"10.1145\/871656.859620"},{"issue":"1","key":"5030_CR30","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1145\/980152.980157","volume":"1","author":"K Skadron","year":"2004","unstructured":"Skadron K, Stan MR, Sankaranarayanan K, Huang W, Velusamy S, Tarjan D (2004) Temperature-aware microarchitecture: modeling and implementation. ACM Transactions on Architecture and Code Optimization 1(1):94\u2013125 (Mar)","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"5030_CR31","doi-asserted-by":"crossref","unstructured":"Van Hentenryck P (1991) The CLP language CHIP: constraint solving and applications. Proceedings of the IEEE Computer Society International Conference, pp 382\u2013387","DOI":"10.1109\/CMPCON.1991.128838"},{"key":"5030_CR32","doi-asserted-by":"crossref","unstructured":"Varma P, Bhatia B (1998) A structured test re-use methodology for core-based system chips. Proceedings of the International Test Conference, pp 294\u2013302","DOI":"10.1109\/TEST.1998.743167"},{"key":"5030_CR33","doi-asserted-by":"crossref","unstructured":"Zorian Y, Marinissen EJ, Dey S (1998) Testing embedded-core based system chips. Proceedings of the International Test Conference, pp 130\u2013143","DOI":"10.1109\/TEST.1998.743146"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5030-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-007-5030-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5030-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T01:57:42Z","timestamp":1559267862000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-007-5030-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1,30]]},"references-count":33,"journal-issue":{"issue":"1-3","published-print":{"date-parts":[[2008,6]]}},"alternative-id":["5030"],"URL":"https:\/\/doi.org\/10.1007\/s10836-007-5030-6","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,1,30]]}}}