{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T21:40:01Z","timestamp":1737495601426,"version":"3.33.0"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2007,10,24]],"date-time":"2007-10-24T00:00:00Z","timestamp":1193184000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2007,12,3]]},"DOI":"10.1007\/s10836-007-5050-2","type":"journal-article","created":{"date-parts":[[2007,10,23]],"date-time":"2007-10-23T14:22:00Z","timestamp":1193149320000},"page":"513-525","source":"Crossref","is-referenced-by-count":2,"title":["Hard-Fault Detection and Diagnosis During the Application of Model-Based Data Converter Testing"],"prefix":"10.1007","volume":"23","author":[{"given":"Carsten","family":"Wegener","sequence":"first","affiliation":[]},{"given":"Michael Peter","family":"Kennedy","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,10,24]]},"reference":[{"key":"5050_CR1","unstructured":"Abell ML, Braselton JP, Rafter JA (1998) Statistics with mathematica. Academic Press"},{"key":"5050_CR2","doi-asserted-by":"crossref","unstructured":"Arabi K, Kaminska B (1997) Oscillation built-in self test (OBIST) scheme for functional and structural testing of analog and mixed-signal integrated circuits. In: Proc ITC, Int Test Conf, Washington, DC, USA, pp 786\u2013795, November","DOI":"10.1109\/TEST.1997.639692"},{"issue":"11","key":"5050_CR3","doi-asserted-by":"crossref","first-page":"3474","DOI":"10.1109\/TMTT.2005.857112","volume":"53","author":"S Bhattacharya","year":"2005","unstructured":"Bhattacharya S, Senguttuvan R, Chatterjee A (2005) Production test technique for measuring BER of ultra-wideband (UWB) devices. IEEE Trans Microwave Theor Tech 53(11):3474\u20133481, November","journal-title":"IEEE Trans Microwave Theor Tech"},{"key":"5050_CR4","doi-asserted-by":"crossref","unstructured":"Brosa AM, Figueras J (1999) On maximizing the coverage of catastrophic and parametric faults. In: Proc ETW, European Test Workshop pp 123\u2013128, May","DOI":"10.1109\/ETW.1999.804430"},{"key":"5050_CR5","series-title":"Oxford series in electrical and computer engineering","volume-title":"An introduction to mixed-signal IC test and measurement","author":"M Burns","year":"2001","unstructured":"Burns M, Roberts GW (2001) An introduction to mixed-signal IC test and measurement. Oxford series in electrical and computer engineering, 1st edn. Oxford Univ. Press, New York","edition":"1"},{"issue":"6","key":"5050_CR6","doi-asserted-by":"crossref","first-page":"445","DOI":"10.1109\/82.502317","volume":"43","author":"A Charoenrook","year":"1996","unstructured":"Charoenrook A, Soma M (1996) A fault diagnosis technique for flash ADC\u2019s. IEEE Trans Circuits Syst\u00a0II 43(6):445\u2013457, June","journal-title":"IEEE Trans Circuits Syst\u00a0II"},{"issue":"3","key":"5050_CR7","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1109\/TCSI.2003.809775","volume":"50","author":"S Cherubal","year":"2003","unstructured":"Cherubal S, Chatterjee A (2003) Optimal linearity testing of analog-to-digital converters using a linear model. IEEE Trans Circuits Syst part\u00a0I, 50(3):317\u2013327, March","journal-title":"IEEE Trans Circuits Syst part\u00a0I"},{"issue":"4","key":"5050_CR8","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1109\/43.992761","volume":"21","author":"P Crippa","year":"2002","unstructured":"Crippa P, Turchetti C, Conti M (2002) A statistical methodology for the design of high-performance CMOS current-steering digital-to-analog converters. IEEE Trans Comput-Aided Des Integr Circuits Syst 21(4):377\u2013394, April","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"7","key":"5050_CR9","doi-asserted-by":"crossref","first-page":"1026","DOI":"10.1109\/43.771183","volume":"18","author":"G Devarayanadurg","year":"1999","unstructured":"Devarayanadurg G, Soma M, Goteti P, Huynh SD (1999) Test set selection for structural faults in analog IC\u2019s. Trans. CAD of ICs and Systems 18(7):1026\u20131039, July","journal-title":"Trans. CAD of ICs and Systems"},{"issue":"7","key":"5050_CR10","doi-asserted-by":"crossref","first-page":"779","DOI":"10.1109\/81.774222","volume":"46","author":"G Fedi","year":"1999","unstructured":"Fedi G, Manetti S, Piccirilli MC, Starzyk J (1999) Determination of an optimum set of testable components in the fault diagnosis of analog linear circuits. IEEE Trans Circuits Syst part\u00a0I 46(7):779\u2013787, July","journal-title":"IEEE Trans Circuits Syst part\u00a0I"},{"key":"5050_CR11","doi-asserted-by":"crossref","unstructured":"Felt E, Narayan A, Sangiovanni-Vlncentelli A (1994) Measurement and modeling of MOS transistor current mismatch in analog IC\u2019s. In: Proc ICCAD, Int Conf on Computer-Aided Design, pp 272\u2013277, November","DOI":"10.1109\/ICCAD.1994.629779"},{"key":"5050_CR12","volume-title":"Matrix computations","author":"GH Golub","year":"1996","unstructured":"Golub GH, van Loan CF (1996) Matrix computations, 3rd edn. Johns Hopkins Univ. Press, Baltimore","edition":"3"},{"key":"5050_CR13","doi-asserted-by":"crossref","unstructured":"Jarwala M, Tsai S-J (1991) A framework for design for testability of mixed analog\/digital circuits. In: Proc CICC, Custom Integrated Circuits Conf, pp 13.5\/1\u201313.5\/4, May","DOI":"10.1109\/CICC.1991.164054"},{"key":"5050_CR14","doi-asserted-by":"crossref","unstructured":"Lechner A, Richardson A, Hermes B (2001) Short circuit faults in state-of-the-art ADCs\u2014are they hard or soft? In: Proc ATS, Asian Test Symp, Kyoto, Japan, pp 417\u2013422, November","DOI":"10.1109\/ATS.2001.990319"},{"key":"5050_CR15","doi-asserted-by":"crossref","unstructured":"Lindermeir WM, Vogels TJ, Graeb HE (1998) Analog test design with IDD measurements for the detection of parametric and catastrophic faults. In: Proc DATE, Conf on Design, Automation and Test in Europe, Paris, France, pp 822\u2013827, February","DOI":"10.1109\/DATE.1998.655953"},{"key":"5050_CR16","unstructured":"McSweeney D, McGovern J, Wegener C, Kennedy MP, O\u2019Connell L, O\u2019Riordan JJ (2004) Model-based reduction of DAC test-time. In: Proc ICTW, IEEE IC Test Workshop, pp75\u201380. Limerick, ISBN 0-9548342-0-8, September"},{"issue":"6","key":"5050_CR17","doi-asserted-by":"crossref","first-page":"374","DOI":"10.1049\/ip-cds:19960956","volume":"143","author":"T Olbrich","year":"1996","unstructured":"Olbrich T, Mozuelos R, Richardson A, Bracho S (1996) Design-for-test (DfT) study on a current mode DAC. IEEE Proc Circ Devices Syst 143(6):374\u2013379, December","journal-title":"IEEE Proc Circ Devices Syst"},{"issue":"7","key":"5050_CR18","doi-asserted-by":"crossref","first-page":"1064","DOI":"10.1109\/JSSC.2004.829923","volume":"39","author":"K O\u2019Sullivan","year":"2004","unstructured":"O\u2019Sullivan K, Gorman C, Hennessy M, Callaghan V (2004) A 12-bit 320-MSample\/s current-steering CMOS D\/A converter in 0.44\u00a0mm2. IEEE J Solid-State Circuits 39(7):1064\u20131072, July","journal-title":"IEEE J Solid-State Circuits"},{"key":"5050_CR19","doi-asserted-by":"crossref","unstructured":"Peralias EJ, Rueda A, Huertas JL (2001) Structural testing of pipelined analog to digital converters. In: Proc ISCAS, Int Symp on Circuits and Systems, pp 436\u2013439. Sydney, Australia, May","DOI":"10.1109\/ISCAS.2001.921886"},{"key":"5050_CR20","doi-asserted-by":"crossref","unstructured":"Renovell M, Azais F, Bodin J-C, Bertrand Y (1999) Functional and structural testing of switched-current circuits. In: Proc ETW, European Test Workshop, pp 22\u201327, May","DOI":"10.1109\/ETW.1999.803821"},{"key":"5050_CR21","doi-asserted-by":"crossref","unstructured":"Sachdev M, Atzema B (1995) Industrial relevance of analogue IFA: a fact or a fiction. In: Proc ITC\u201995, Int Test Conf, Washington, DC, USA, pp 61\u201370, October","DOI":"10.1109\/TEST.1995.529818"},{"issue":"5","key":"5050_CR22","doi-asserted-by":"crossref","first-page":"1444","DOI":"10.1109\/TIM.2003.818541","volume":"52","author":"J Savir","year":"2003","unstructured":"Savir J, Zhen G (2003) Test limitations of parametric faults in analog circuits. IEEE Trans Instrum Meas 52(5):1444\u20131454, October","journal-title":"IEEE Trans Instrum Meas"},{"issue":"1","key":"5050_CR23","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/54.124515","volume":"9","author":"M Slamani","year":"1992","unstructured":"Slamani M, Kaminska B (1992) Analog circuit fault diagnosis based on sensitivity computation and functional testing. IEEE Des Test Comput 9(1):30\u201339, March","journal-title":"IEEE Des Test Comput"},{"key":"5050_CR24","unstructured":"Stenbakken GN, Souders TM (1985) Modeling and test point selection for data converter testing. In: ITC, Int Test Conf, pp 813\u2013817"},{"issue":"2","key":"5050_CR25","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1109\/19.293413","volume":"43","author":"GN Stenbakken","year":"1994","unstructured":"Stenbakken GN, Souders TM (1994) Developing linear error models for analog devices. IEEE Trans Instrum Meas IM-43(2):157\u2013163","journal-title":"IEEE Trans Instrum Meas IM-"},{"key":"5050_CR26","unstructured":"Straube B, M\u00fcller B, Vermeiren W, Hoffmann Ch, Sattler S (2000) Analogue fault simulation by aFSIM. In: User forum, DATE, Conf on Design, Automation and Test in Europe, pp 205\u2013210, March"},{"key":"5050_CR27","unstructured":"Straube B, Vermeiren W, Coym T, Lindig M, Grobelny L, Lerch A (2006) Fault diagnosis of analog integrated circuits using an analog fault simulator. In: Proc IMSTW, Int Mixed Signal Testing Workshop, Edingburgh, Scotland, UK, pp 34\u201338, June 2006"},{"key":"5050_CR28","unstructured":"The Institute of Electrical and Electronics Engineers, Inc., New York (2000) IEEE Std 1241-2000, IEEE standard for terminology and test methods for analog-to-digital converters, December"},{"key":"5050_CR29","unstructured":"Tseng C-W, Chen R, Nigh P, McCluskey E (2001) MINVDD testing for weak CMOS ICs. In: Proc VTS, VLSI Test Symposium, pp 339\u2013344"},{"key":"5050_CR30","doi-asserted-by":"crossref","unstructured":"Tobias PA (1991) A six sigma program implementation. In: Proc CICC, Custom Integrated Circuits Conference, pages 29.1\/1\u20134, San Diego, CA, USA, pp 12\u201315, May","DOI":"10.1109\/CICC.1991.164006"},{"key":"5050_CR31","doi-asserted-by":"crossref","unstructured":"Vargha B, Schoukens J, Rolain Y (2003) Modelling of partially-segmented D\/A converters. In: Proc IMTC, vol\u00a01 of Instrumentation and Measurement Technology Conf. pp 628\u2013633, May","DOI":"10.1109\/IMTC.2003.1208233"},{"issue":"6","key":"5050_CR32","doi-asserted-by":"crossref","first-page":"1139","DOI":"10.1109\/19.46415","volume":"38","author":"MF Wagdy","year":"1989","unstructured":"Wagdy MF (1989) Diagnosing ADC nonlinearity at the bit level. IEEE Trans Instrum Meas 38(6):1139\u20131141, December","journal-title":"IEEE Trans Instrum Meas"},{"key":"5050_CR33","unstructured":"Wegener C (2003) Applications of linear modeling to testing and characterizing D\/A and A\/D converters. PhD thesis, University College Cork, Dept. Microelectr. Eng., November"},{"key":"5050_CR34","doi-asserted-by":"crossref","unstructured":"Wegener C, Kennedy MP (2003) Linear model-based error identification and calibration for data converters. In: Proc DATE, Conf on Design, Automation and Test in Europe, Munich, Germany, pp 630\u2013635, March","DOI":"10.1109\/DATE.2003.1253678"},{"issue":"1","key":"5050_CR35","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1109\/TCSI.2003.821281","volume":"51","author":"C Wegener","year":"2004","unstructured":"Wegener C, Kennedy MP (2004) Linear model-based testing of ADC nonlinearities. IEEE Trans Circuits Syst I, 51(1):213\u2013217, January","journal-title":"IEEE Trans Circuits Syst I"},{"key":"5050_CR36","doi-asserted-by":"crossref","unstructured":"Wegener C, Kennedy MP (2005) Overcoming test setup limitations by applying model-based testing to high-precision ADCs. J Electron Test: Theory and Applications (JETTA) 21(3):299\u2013310, June","DOI":"10.1007\/s10836-005-6359-3"},{"key":"5050_CR37","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1007\/s10836-006-9457-y","volume":"22","author":"C Wegener","year":"2006a","unstructured":"Wegener C, Kennedy MP (2006a) Test development through defect and test escape level estimation for data converters. J Electron Test (JETTA) 22:313\u2013324","journal-title":"J Electron Test (JETTA)"},{"key":"5050_CR38","unstructured":"Wegener C, Kennedy MP (2006b) Detecting hard-faults masked by manufacturing process variations: a DAC example. In: Proc ETS, European Test Symposium, Southampton, UK, pp 6, May"},{"issue":"5","key":"5050_CR39","doi-asserted-by":"crossref","first-page":"409","DOI":"10.1023\/A:1012703202816","volume":"17","author":"C Wegener","year":"2001","unstructured":"Wegener C, Kennedy MP, Straube B (2001) Process deviations and spot defects: two aspects of test and test development for mixed-signal circuits. J Electron Test 17(5):409\u2013416, October","journal-title":"J Electron Test"},{"key":"5050_CR40","doi-asserted-by":"crossref","unstructured":"Williams RH, Hawkins CF (1993) The economics of guardband placement. In: Proc ITC, Int Test Conf, pp 218\u2013224","DOI":"10.1109\/TEST.1993.470699"},{"issue":"5","key":"5050_CR41","doi-asserted-by":"crossref","first-page":"978","DOI":"10.1109\/19.799657","volume":"48","author":"A Wrixon","year":"1999","unstructured":"Wrixon A, Kennedy MP (1999) A rigorous exposition of the LEMMA method for analog and mixed-signal testing. IEEE Trans Instrum Meas IM-48(5):978\u2013985, October","journal-title":"IEEE Trans Instrum Meas IM"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5050-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-007-5050-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5050-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T21:01:29Z","timestamp":1737493289000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-007-5050-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10,24]]},"references-count":41,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2007,12,3]]}},"alternative-id":["5050"],"URL":"https:\/\/doi.org\/10.1007\/s10836-007-5050-2","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2007,10,24]]}}}