{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T08:04:54Z","timestamp":1649145894883},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2008,1,17]],"date-time":"2008-01-17T00:00:00Z","timestamp":1200528000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1007\/s10836-007-5053-z","type":"journal-article","created":{"date-parts":[[2008,1,16]],"date-time":"2008-01-16T09:24:33Z","timestamp":1200475473000},"page":"353-364","source":"Crossref","is-referenced-by-count":12,"title":["A Selective Scan Slice Encoding Technique for Test Data Volume and Test Power Reduction"],"prefix":"10.1007","volume":"24","author":[{"given":"N.","family":"Badereddine","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Z.","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Landrault","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,1,17]]},"reference":[{"key":"5053_CR1","doi-asserted-by":"crossref","unstructured":"Al-Yamani A, Chmelar E, Grinchuck M (2005) Segmented addressable scan architecture. IEEE VLSI Test Symposium, pp 405\u2013411","DOI":"10.1109\/VTS.2005.74"},{"key":"5053_CR2","doi-asserted-by":"crossref","unstructured":"Badereddine N, Girard, Pravossoudovitch S, Landrault C, Virazel A, Wunderlich H-J (2006) Structural power-aware assignment of don\u2019t cares for peak power reduction during scan testing. IFIP International Conference on Very Large Scale Integration, pp 403\u2013408","DOI":"10.1109\/VLSISOC.2006.313222"},{"key":"5053_CR3","unstructured":"Baik DH, Saluja KK (2005) Progressive random access scan: a simultaneous solution to test power, test data volume and test time. IEEE International Test Conference, paper 15.2"},{"key":"5053_CR4","doi-asserted-by":"crossref","unstructured":"Bayraktaroglu I, Orailoglu A (2003) Decompression hardware determination for test volume and time reduction through unified test pattern compaction and compression. IEEE VLSI Test Symposium, pp 113\u2013118","DOI":"10.1109\/VTEST.2003.1197641"},{"key":"5053_CR5","unstructured":"Bushnell ML, Agrawal VD (2000) Essentials of electronic testing. Kluwer Academic Publishers"},{"key":"5053_CR6","doi-asserted-by":"crossref","unstructured":"Butler KM, Saxena J, Fryars T, Hetherington G (2004) Minimizing power consumption in scan testing: pattern generation and DFT techniques. IEEE International Test Conference, pp 355\u2013364","DOI":"10.1109\/TEST.2004.1386971"},{"key":"5053_CR7","doi-asserted-by":"crossref","unstructured":"Chandra A, Chakrabarty K (2001) Combining low-power scan testing and test data compression for system-on-a-chip. Design Automation Conference, pp 166\u2013171","DOI":"10.1145\/378239.378396"},{"key":"5053_CR8","unstructured":"Chandramouli M (2003) How to implement deterministic logic Built-in Selftest (BIST). Compiler: A Monthly magazine for technologies worldwide, Synopsys, January"},{"issue":"3","key":"5053_CR9","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/MDT.2002.1003802","volume":"19","author":"P Girard","year":"2002","unstructured":"Girard P (2002) Survey of low-power testing of VLSI circuits. IEEE Des Test Comput 19(3):82\u201392 May\u2013June","journal-title":"IEEE Des Test Comput"},{"key":"5053_CR10","doi-asserted-by":"crossref","unstructured":"Hamzaoglu I, Patel J (1999) Reducing test application time for full scan embedded cores. IEEE International Symposium on Fault Tolerant Computing, pp 206\u2013267","DOI":"10.1109\/FTCS.1999.781060"},{"key":"5053_CR11","unstructured":"Khoche A, Rivoir J (2000) I\/O bandwith bottleneck for test: is it real? Test Resource Partitioning Workshop"},{"key":"5053_CR12","doi-asserted-by":"crossref","unstructured":"Koenemann B, Barnhart C, Keller B, Snethen T, Farnsworth O, Wheater D (2001) A SmartBIST variant with guaranteed encoding. IEEE Asian Test Symposium, pp 325\u2013330","DOI":"10.1109\/ATS.2001.990304"},{"key":"5053_CR13","volume-title":"Power-constrained testing of VLSI circuits.","author":"N Nicolici","year":"2003","unstructured":"Nicolici N, Al-Hashimi B (2003) Power-constrained testing of VLSI circuits.. Springer, Berlin"},{"key":"5053_CR14","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1109\/TCAD.2004.826558","volume":"23","author":"J Rajski","year":"2004","unstructured":"Rajski J, Tyszer J, Kassab M, Mukherjee N (2004) Embedded deterministic test. IEEE Trans. on CAD 23:776\u2013792 May","journal-title":"IEEE Trans. on CAD"},{"key":"5053_CR15","unstructured":"Remersaro S, Lin X, Zhang Z, Reddy SM, Pomeranz I, Rajski J (2005) Preferred fill: a scalable method to reduce capture power for scan based designs. IEEE International Test Conference, paper 32.2"},{"issue":"24","key":"5053_CR16","doi-asserted-by":"crossref","first-page":"1434","DOI":"10.1049\/el:20010981","volume":"37","author":"P Rosinger","year":"2001","unstructured":"Rosinger P, Gonciari T, Al-Hashimi B, Nicolici N (2001) Simultaneous reduction in volume of test data and power dissipation for systems-on-a-chip. IEE Electronics Letters 37(24):1434\u20131436 November","journal-title":"IEE Electronics Letters"},{"issue":"7","key":"5053_CR17","doi-asserted-by":"crossref","first-page":":1142","DOI":"10.1109\/TCAD.2004.829797","volume":"23","author":"P Rosinger","year":"2004","unstructured":"Rosinger P, Al-Hashimi B, Nicolici N (2004) Scan architecture with mutually exclusive scan segment activation for shift and capture power reduction. IEEE Transactions on Computer Aided Design 23(7)::1142\u20131153 July","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"5053_CR18","doi-asserted-by":"crossref","unstructured":"Sankaralingam R, Oruganti RR, Touba NA (2000) Static compaction techniques to control scan vector power dissipation. IEEE VLSI Test Symposium, pp. 35\u201340","DOI":"10.1109\/VTEST.2000.843824"},{"key":"5053_CR19","doi-asserted-by":"crossref","unstructured":"Saxena J, Butler KM, Jayaram VB, Kunduv, Arvind NV, Sreeprakash P, Hachinger M (2003) A case study of IR-Drop in structured at-speed testing. IEEE International Test Conference, pp. 1098\u20131104","DOI":"10.1109\/TEST.2003.1271098"},{"key":"5053_CR20","unstructured":"Semiconductor Industry Association (2005) International Technology Roadmap for Semiconductors (ITRS)"},{"key":"5053_CR21","unstructured":"Shi C et al (2004) How power aware test improves reliability and yield. IEEDesign.com, September 15th"},{"key":"5053_CR22","unstructured":"TetraMAX\u2122 (2005) Version 2005.09, Synopsys Inc"},{"key":"5053_CR23","doi-asserted-by":"crossref","unstructured":"Vranken H, Hapke F, Rogge S, Chindamo D, Volkerink E (2003) ATPG Padding and ATE vector repeat per port for reducing test data volume. IEEE International Test Conf. pp. 1069\u20131076","DOI":"10.1109\/TEST.2003.1271095"},{"key":"5053_CR24","unstructured":"Wang Z, Chakrabarty K (2005) Test data compression for IP embedded cores using selective encoding of scan slices. IEEE International Test Conference, paper 24.3"},{"issue":"3","key":"5053_CR25","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1166\/jolpe.2005.042","volume":"1","author":"X Wen","year":"2005","unstructured":"Wen X, Suzuki T, Kajihara S, Miyase K, Minamoto Y, Wang L-T, Saluja KK (2005) Efficient test set modification for capture power reduction. ASP Journal of Low Power Electronics 1(3):319\u2013330 December","journal-title":"ASP Journal of Low Power Electronics"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5053-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-007-5053-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5053-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T21:57:43Z","timestamp":1559253463000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-007-5053-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1,17]]},"references-count":25,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2008,8]]}},"alternative-id":["5053"],"URL":"https:\/\/doi.org\/10.1007\/s10836-007-5053-z","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,1,17]]}}}