{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,13]],"date-time":"2025-06-13T09:04:14Z","timestamp":1749805454255},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2008,1,11]],"date-time":"2008-01-11T00:00:00Z","timestamp":1200009600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1007\/s10836-007-5056-9","type":"journal-article","created":{"date-parts":[[2008,1,10]],"date-time":"2008-01-10T22:54:40Z","timestamp":1200005680000},"page":"425-437","source":"Crossref","is-referenced-by-count":3,"title":["Mitigating Soft Errors in SRAM Address Decoders Using Built-in Current Sensors"],"prefix":"10.1007","volume":"24","author":[{"given":"Egas","family":"Henes Neto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilson","family":"Wirth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,1,11]]},"reference":[{"issue":"4","key":"5056_CR1","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/40.782564","volume":"19","author":"S Borkar","year":"1999","unstructured":"Borkar S (1999) Design challenges of technology scaling. IEEE Micro 19(4):23\u201329","journal-title":"IEEE Micro"},{"issue":"3","key":"5056_CR2","doi-asserted-by":"crossref","first-page":"705","DOI":"10.1109\/23.856502","volume":"47","author":"S Buchner","year":"2000","unstructured":"Buchner S, Campbell A, Meehan T, Clark K, Mcmorrow D, Dyer C, Sanderson C, Comber C, Kuboyama S (2000) Investigation of single-ion multiple-bit upsets in memories on board a space experiment. IEEE Trans Nucl Sci 47(3):705\u2013711, June","journal-title":"IEEE Trans Nucl Sci"},{"key":"5056_CR3","doi-asserted-by":"crossref","unstructured":"Calin Th, Vargas FL, Nicolaidis M (1995) Upset-tolerant CMOS SRAM using current monitoring: prototype and test experiments. In: Proceedings of the IEEE international test conference on driving down the cost of test. IEEE Computer Society, Washington, DC, pp 45\u201353","DOI":"10.1109\/TEST.1995.529816"},{"key":"5056_CR4","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1109\/TNS.2003.813129","volume":"50","author":"PE Dodd","year":"2003","unstructured":"Dodd PE, Massengill LW (2003) Basic mechanism and modeling of single-event upset in digital microelectronics. IEEE Trans Nucl Sci 50:583\u2013602, June","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"5056_CR5","doi-asserted-by":"crossref","first-page":"3278","DOI":"10.1109\/TNS.2004.839172","volume":"51","author":"PE Dodd","year":"2004","unstructured":"Dodd PE, Shaneyfelt MR, Felix JA, Schwank JR (2004) Production and propagation of single-event transients in high-speed digital logic ICs. IEEE Trans Nucl Sci 51(6):3278\u20133284, Dec","journal-title":"IEEE Trans Nucl Sci"},{"key":"5056_CR6","doi-asserted-by":"crossref","unstructured":"Gill B, Nicolaidis M, Wolff F, Papachristou C, Garverick S (2005) An efficient BICS design for SEUs detection and correction in semiconductor memories. In: Design automation and test in Europe (DATE). IEEE Computer Society, Washington, DC, pp 592\u2013597","DOI":"10.1109\/DATE.2005.54"},{"key":"5056_CR7","doi-asserted-by":"crossref","unstructured":"Gill B, Nicolaidis M, Papachristou C (2005) Radiation induced single-word multiple-bit upsets correction in SRAM. In: 11th IEEE International on-line testing symposium, 2005. IOLTS 2005, 266\u2013271","DOI":"10.1109\/IOLTS.2005.59"},{"issue":"4","key":"5056_CR8","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/6.833029","volume":"37","author":"K Gray","year":"2000","unstructured":"Gray K (2000) Adding error-correcting circuitry to ASIC memory. IEEE Spectrum 37(4):55\u201360, April","journal-title":"IEEE Spectrum"},{"key":"5056_CR9","doi-asserted-by":"crossref","unstructured":"Henes Neto E, Ribeiro I, Vieira M, Wirth G, Kastensmidt FL (2005) Evaluating fault coverage of bulk built-in current sensor for soft errors in combinational and sequential logic. In: Symposium on integrated circuits and systems design (SBCCI), pp 62\u201367","DOI":"10.1145\/1081081.1081103"},{"issue":"5","key":"5056_CR10","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2006.103","volume":"26","author":"E Henes Neto","year":"2006","unstructured":"Henes Neto E, Ribeiro I, Vieira M, Wirth G, Kastensmidt FL (2006) Using bulk built-in current sensors to detect soft errors. IEEE Micro 26(5):10\u201318, Sept.\/Oct.","journal-title":"IEEE Micro"},{"key":"5056_CR11","doi-asserted-by":"crossref","unstructured":"Hentsche R, Marques F, Lima F, Carro L, Susin A, Reis R (2002) Analyzing area and performance penalty of protecting different digital modules with Hamming Code and triple modular redundancy. In: Proceedings of 15th symposium on integrated circuits and systems design (SBCCI), pp 95\u2013100, 9\u201314 September","DOI":"10.1109\/SBCCI.2002.1137643"},{"key":"5056_CR12","unstructured":"Hurst JP, Singh AD (1995) A differential built-in current sensor design for high speed IDDQ testing. In: 8th International Conference on VLSI Design. ACM, New York, p 419"},{"key":"5056_CR13","volume-title":"The engineer\u2019s error coding handbook","author":"AD Houghton","year":"1997","unstructured":"Houghton AD (1997) The engineer\u2019s error coding handbook. Chapman & Hall, London"},{"issue":"6","key":"5056_CR14","doi-asserted-by":"crossref","first-page":"1427","DOI":"10.1109\/23.819103","volume":"46","author":"K Johansson","year":"1999","unstructured":"Johansson K, Ohlsson M, Olsson N, Blomgren J, Renberg P (1999) Neutron induced single-word multiple-bit upset in SRAM. IEEE Trans Nucl Sci 46(6):1427\u20131433","journal-title":"IEEE Trans Nucl Sci"},{"key":"5056_CR15","doi-asserted-by":"crossref","unstructured":"Huang TC, Huang MC, Lee KJ (1997) A high-speed low-voltage built-in current sensor. In: IEEE international workshop on IDDQ testing, 1997. Digest of Papers 90\u201394","DOI":"10.1109\/IDDQ.1997.633020"},{"key":"5056_CR16","unstructured":"Mazumder P (2002) Reliability and fault tolerance of RAMs. By Kanad Chakraborty, Sample Chapter is provided courtesy of Prentice Hall. Date: Oct 18"},{"issue":"4","key":"5056_CR17","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1145\/944027.944038","volume":"8","author":"G Neuberger","year":"2003","unstructured":"Neuberger G, Lima F, Carro L, Reis R (2003) A multiple bit upset tolerant SRAM memory. ACM Transact Des Automat Electron Syst (TODAES) 8(4):577\u2013590, October","journal-title":"ACM Transact Des Automat Electron Syst (TODAES)"},{"key":"5056_CR18","unstructured":"Neuberger G, Kastensmidt FL, Wirth G, Reis R (2005) Analyzing transient fault effects in the periphery logic of SRAM memories. In: Latin-American Test Workshop (LATW), pp 46\u201350"},{"issue":"4","key":"5056_CR19","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1109\/12.214690","volume":"42","author":"G Redinbo","year":"1993","unstructured":"Redinbo G, Napolitano L, Andaleon D (1993) Multibit correcting data interface for fault-tolerant systems. IEEE Transact Comput 42(4):433\u2013446, April","journal-title":"IEEE Transact Comput"},{"issue":"3","key":"5056_CR20","first-page":"273","volume":"49","author":"P Shirvani","year":"2000","unstructured":"Shirvani P, Saxena N, Mccluskey E (2000) Software implemented EDAC protection against SEUs. IEEE Trans Reliab. Special Section on Fault-Tolerant VLSI Systems 49(3):273\u2013284, September","journal-title":"IEEE Trans Reliab. Special Section on Fault-Tolerant VLSI Systems"},{"key":"5056_CR21","doi-asserted-by":"crossref","unstructured":"Shivakumar P, Kistler M, Keckler SW, Burger D, Alvisi L (2002) Modeling the effect of technology trends on the soft error rate of combinational logic. In: IEEE Proceedings of the international conference on dependable systems and networks (DSN), pp 389\u2013398","DOI":"10.1109\/DSN.2002.1028924"},{"key":"5056_CR22","doi-asserted-by":"crossref","unstructured":"Singh AD, Rasheed H, Weber WW (1995) IDDQ testing of CMOS opens: an experimental study. In: International test conference, 1995. Proceedings, pp 479\u2013489","DOI":"10.1109\/TEST.1995.529875"},{"key":"5056_CR23","doi-asserted-by":"crossref","unstructured":"Srinivasan GR, Murley PC, Tang HK (1994) Accurate, predictive modeling of soft error rate due to cosmic rays and chip alpha radiation. In: Reliability physics symposium, 1994. 32nd annual proceedings IEEE international, pp 12\u201316","DOI":"10.1109\/RELPHY.1994.307864"},{"issue":"1","key":"5056_CR24","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1147\/rd.401.0077","volume":"40","author":"GR Srinivasan","year":"1997","unstructured":"Srinivasan GR (1997) Modeling the cosmic-ray-induced soft-error rate in integrated circuits: an overview. IBM Journal of Research and Development 40(1):77\u201390","journal-title":"IBM Journal of Research and Development"},{"key":"5056_CR25","doi-asserted-by":"crossref","unstructured":"Vargas F, Nicolaidis M (1994) SEU-tolerant SRAM design based on current monitoring. Fault-Tolerant Computing, 1994. FTCS-24. Digest of Papers, pp 106\u2013115","DOI":"10.1109\/FTCS.1994.315652"},{"key":"5056_CR26","doi-asserted-by":"crossref","unstructured":"Wirth G, Vieira M, Henes Neto E, Kastensmidt FL (2005) Single event transients in combinatorial circuits. In: Symposium on integrated circuits and systems design (SBCCI). ACM, New York, pp 121\u2013126","DOI":"10.1145\/1081081.1081115"},{"key":"5056_CR27","unstructured":"Wirth G, Vieira M, Kastensmidt FL (2005) Computer efficient modeling of SRAM cell sensitivity to SEU. Latin-American Test Workshop (LATW), pp 51\u201356"},{"issue":"6","key":"5056_CR28","doi-asserted-by":"crossref","first-page":"1946","DOI":"10.1109\/23.983155","volume":"48","author":"F Wrobel","year":"2001","unstructured":"Wrobel F, Palau J, Calvet M, Bersillon O, Duarte H (2001) Simulation of nucleon-induced nuclear reactions in a simplified SRAM structure: scaling effects on SEU and MBU cross sections. IEEE Trans Nucl Sci 48(6):1946\u20131952, December","journal-title":"IEEE Trans Nucl Sci"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5056-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-007-5056-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5056-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,15]],"date-time":"2023-05-15T19:45:17Z","timestamp":1684179917000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-007-5056-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1,11]]},"references-count":28,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2008,10]]}},"alternative-id":["5056"],"URL":"https:\/\/doi.org\/10.1007\/s10836-007-5056-9","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,1,11]]}}}