{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T15:38:47Z","timestamp":1648913927871},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2008,2,15]],"date-time":"2008-02-15T00:00:00Z","timestamp":1203033600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1007\/s10836-007-5059-6","type":"journal-article","created":{"date-parts":[[2008,2,14]],"date-time":"2008-02-14T19:35:10Z","timestamp":1203017710000},"page":"481-496","source":"Crossref","is-referenced-by-count":1,"title":["Controllability of Static CMOS Circuits for Timing Characterization"],"prefix":"10.1007","volume":"24","author":[{"given":"Ramyanshu","family":"Datta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravi","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antony","family":"Sebastine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel","family":"d\u2019Abreu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,2,15]]},"reference":[{"key":"5059_CR1","first-page":"42","volume-title":"VLSI test symposium","author":"N Ahmed","year":"2005","unstructured":"Ahmed N, Ravikumar C, Tehranipoor M, Plusquellic J (2005) At-speed transition fault testing with low speed scan enable. In: VLSI test symposium. IEEE, Piscataway, pp 42\u201347"},{"issue":"4","key":"5059_CR2","doi-asserted-by":"crossref","first-page":"487","DOI":"10.1137\/0107041","volume":"7","author":"SB Akers","year":"1959","unstructured":"Akers SB (1959) On a theory of Boolean functions. J Soc Ind Math 7(4):487\u2013497","journal-title":"J Soc Ind Math"},{"key":"5059_CR3","first-page":"431","volume-title":"International symposium on circuits and systems","author":"L Bruni","year":"1992","unstructured":"Bruni L, Buonanno G, Sciuto D (1992) Transistor stuck-at and delay faults detection in static and dynamic CMOS combinational gates. In: International symposium on circuits and systems. IEEE, Piscataway, pp 431\u2013434"},{"key":"5059_CR4","first-page":"201","volume-title":"Custom integrated circuits conference","author":"Y Cao","year":"2000","unstructured":"Cao Y, Sato T, Orshansky M, Sylvester D, Hu C (2000) New paradigm of predictive MOSFET and interconnect modelling for early circuit simulation. In: Custom integrated circuits conference. IEEE, Piscataway, pp 201\u2013204"},{"issue":"8","key":"5059_CR5","doi-asserted-by":"crossref","first-page":"1217","DOI":"10.1109\/43.238614","volume":"12","author":"K-T Cheng","year":"1993","unstructured":"Cheng K-T, Devadas S, Keutzer K (1993) Delay-fault test generation and synthesis for testability under a standard scan design methodology. IEEE Trans Comput-Aided Des Integr Circuits Syst 12(8):1217\u20131231","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"2","key":"5059_CR6","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1109\/TC.1972.5008925","volume":"C-21","author":"ACL Chiang","year":"1972","unstructured":"Chiang ACL, Reed IS, Banes AV (1972) Path sensitization, partial boolean difference and automated fault diagnosis. IEEE Trans Comput C-21(2):189\u2013195","journal-title":"IEEE Trans Comput"},{"key":"5059_CR7","first-page":"349","volume":"34","author":"L Dadda","year":"1965","unstructured":"Dadda L (1965) Some schemes for parallel multipliers. Alta Freq 34:349\u2013356","journal-title":"Alta Freq"},{"key":"5059_CR8","first-page":"365","volume-title":"International test conference","author":"BI Dervisoglu","year":"1991","unstructured":"Dervisoglu BI, Strong GE (1991) Design for testability: using scanPath techniques for path-delay test and measurement.\u00a0In: International test conference. IEEE, Piscataway, pp 365\u2013374"},{"key":"5059_CR9","first-page":"462","volume-title":"Design automation conference","author":"EB Eichelberger","year":"1977","unstructured":"Eichelberger EB, Williams TW (1977) A logic design structure for design for testability. In: Design automation conference. ACM, New York, pp 462\u2013468"},{"key":"5059_CR10","first-page":"90","volume-title":"Design automation conference","author":"CT Glover","year":"1988","unstructured":"Glover CT, Mercer MR (1988) A method for delay fault test generation. In: Design automation conference. IEEE, Piscataway, pp 90\u201395"},{"issue":"3","key":"5059_CR11","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/54.785838","volume":"16","author":"MC Hansen","year":"1999","unstructured":"Hansen MC, Yalcin H, Hayes JP (1999) Unveiling the ISCAS-85 benchmarks: a case study in reverse engineering (1999). IEEE Des Test Comput 16(3):72\u201380","journal-title":"IEEE Des Test Comput"},{"key":"5059_CR12","first-page":"92","volume-title":"International solid state circuits conference","author":"S Hesley","year":"1999","unstructured":"Hesley S, Andrade V, Burd B, Constant G, Correll J, Crowley M, Golden M, Hopkins N, Islam S, Johnson S, Khondker R, Meyer D, Moench J, Partovi H, Posey R, Weber F, Yong J (1999) A 7th-generation x86 microprocessor. In: International solid state circuits conference. IEEE, Piscataway, pp 92\u201393"},{"issue":"3","key":"5059_CR13","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1109\/TC.1980.1675555","volume":"29","author":"JP Lesser","year":"1980","unstructured":"Lesser JP, Shedletsky JJ (1980) An experimental delay test generator for LSI logic. IEEE Trans Comput 29(3):235\u2013248","journal-title":"IEEE Trans Comput"},{"key":"5059_CR14","first-page":"278","volume-title":"International fault tolerant computing symposium","author":"Y Levendel","year":"1986","unstructured":"Levendel Y, Menon PR (1986) Transition faults in combinational circuits: input transition test generation and fault simulation. In: International fault tolerant computing symposium. IEEE, Piscataway, pp 278\u2013283"},{"issue":"5","key":"5059_CR15","first-page":"183","volume":"6","author":"CJ Lin","year":"1987","unstructured":"Lin CJ, Reddy SM (1987) On delay fault testing in logic circuit. IEEE Trans Comput-Aided Des 6(5):183\u2013190","journal-title":"IEEE Trans Comput-Aided Des"},{"issue":"5","key":"5059_CR16","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MDT.2003.1232252","volume":"20","author":"X Lin","year":"2003","unstructured":"Lin X, Press R, Rajski J, Reuter P, Rinderknecht T, Swanson B, Tamarapalli N (2003) High-frequency, at-speed scan testing. IEEE Des Test Comput 20(5):17\u201325","journal-title":"IEEE Des Test Comput"},{"issue":"6","key":"5059_CR17","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/MDT.1984.5005692","volume":"1","author":"YK Malaiya","year":"1984","unstructured":"Malaiya YK, Narayanaswamy R (1984) Modeling and testing for timing Faults in synchronous sequential circuits. IEEE Des Test Comput 1(6):62\u201374","journal-title":"IEEE Des Test Comput"},{"key":"5059_CR18","first-page":"387","volume-title":"International test conference","author":"W Mao","year":"1990","unstructured":"Mao W, Ciletti MD (1990) Arrangement of latches in scan-path design to improve delay fault coverage. In: International test conference. IEEE, Piscataway, pp 387\u2013393"},{"issue":"2","key":"5059_CR19","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/MC.2005.70","volume":"38","author":"S Mitra","year":"2005","unstructured":"Mitra S, Seifert N, Zhang M, Shi Q, Kim KS (2005) Robust system design with built-in soft-error resilience. IEEE Comput 38(2):43\u201352","journal-title":"IEEE Comput"},{"issue":"8","key":"5059_CR20","doi-asserted-by":"crossref","first-page":"847","DOI":"10.1109\/4.400426","volume":"30","author":"S Mutoh","year":"1995","unstructured":"Mutoh S, Douseki T, Matsuya Y, Aoki T, Shigematsu S, Yamada J (1995) 1-V Power supply high-speed digital ciruit technology with multithreshold-voltage CMOS. IEEE J Solid-State Circuits 30(8):847\u2013853","journal-title":"IEEE J Solid-State Circuits"},{"key":"5059_CR21","unstructured":"Rabaey JM, Chandrakasan A, Nikolic B (2002) Digital integrated circuits: a design perspective. Pearson Education, Upper Saddle River"},{"key":"5059_CR22","first-page":"705","volume-title":"International test conference","author":"J Savir","year":"1992","unstructured":"Savir J (1992) Skewed load transition test: part I, calculus. In: International test conference. IEEE, Piscataway, pp 705\u2013713"},{"key":"5059_CR23","first-page":"714","volume-title":"International test conference","author":"J Savir","year":"1992","unstructured":"Savir J (1992) Skewed load transition test: part II, coverage. In: International test conference. IEEE, Piscataway, pp 714\u2013722"},{"key":"5059_CR24","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1109\/VTEST.1994.292299","volume-title":"VLSI test symposium","author":"J Savir","year":"1994","unstructured":"Savir J (1994) On broad-side delay test. In: VLSI test symposium. IEEE, Piscataway, pp 284\u2013290"},{"key":"5059_CR25","doi-asserted-by":"crossref","first-page":"1120","DOI":"10.1109\/TEST.2002.1041869","volume-title":"International test conference","author":"J Saxena","year":"2002","unstructured":"Saxena J, Butler KM, Gatt J, Raghuraman R, Kumar SP, Basu S, Campbell DJ, Berech J (2002) Scan-based transition fault testing - implementation and low cost test challenges. In: International test conference. IEEE, Piscataway, pp 1120\u20131129"},{"key":"5059_CR26","doi-asserted-by":"crossref","first-page":"524","DOI":"10.1109\/ICCAD.1996.569906","volume-title":"International conference on computer-aided design","author":"KL Shepard","year":"1996","unstructured":"Shepard KL, Narayanan V (1996) Noise in deep submicron digital design. In: International conference on computer-aided design. IEEE, Piscataway, pp 524\u2013531"},{"key":"5059_CR27","unstructured":"Synopsis Inc. (2000) Primetime Reference - Version 2000.11. Synopsis, Mountain View"},{"key":"5059_CR28","first-page":"454","volume-title":"International test conference","author":"RC Tekumalla","year":"1997","unstructured":"Tekumalla RC, Menon PR (1997) Delay testing with clock control: an alternative to enhanced scan. In: International test conference. IEEE, Piscataway, pp 454\u2013462"},{"key":"5059_CR29","doi-asserted-by":"crossref","first-page":"393","DOI":"10.1109\/VTEST.1996.510884","volume-title":"VLSI test symposium","author":"NA Touba","year":"1996","unstructured":"Touba NA, McCluskey EJ (1996) Applying two pattern tests usign scan-mapping. In: VLSI test symposium. IEEE, Piscataway, pp 393\u2013397"},{"key":"5059_CR30","unstructured":"University of Texas at Austin (2007) EE382M VLSI-2 class notes, http:\/\/www.ece.utexas.edu\/~mcdermot"},{"key":"5059_CR31","unstructured":"University of Texas at Austin (2007) VLSI testing class notes, http:\/\/www.ece.utexas.edu\/~touba"},{"key":"5059_CR32","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"13","author":"C Wallace","year":"1964","unstructured":"Wallace C (1964) A suggestion for a fast multiplier. IEEE Trans Comput 13:14\u201317","journal-title":"IEEE Trans Comput"},{"key":"5059_CR33","first-page":"130","volume-title":"International test conference","author":"TJ Wood","year":"1999","unstructured":"Wood TJ (1999) The test and debug features of the AMD-K7 TM microprocessor. In: International test conference. IEEE, Piscataway, pp 130\u2013136"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5059-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-007-5059-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-007-5059-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T01:57:43Z","timestamp":1559267863000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-007-5059-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2,15]]},"references-count":33,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2008,10]]}},"alternative-id":["5059"],"URL":"https:\/\/doi.org\/10.1007\/s10836-007-5059-6","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,2,15]]}}}