{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:56:17Z","timestamp":1759146977710},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2008,1,18]],"date-time":"2008-01-18T00:00:00Z","timestamp":1200614400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1007\/s10836-008-5062-6","type":"journal-article","created":{"date-parts":[[2008,1,17]],"date-time":"2008-01-17T17:42:33Z","timestamp":1200591753000},"page":"365-378","source":"Crossref","is-referenced-by-count":6,"title":["A New Scan Architecture for Both Low Power Testing and Test Volume Compression Under SOC Test Environment"],"prefix":"10.1007","volume":"24","author":[{"given":"Hong-Sik","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,1,18]]},"reference":[{"key":"5062_CR1","volume-title":"Digital system testing and testable design","author":"M Abramovic","year":"1993","unstructured":"Abramovic M, Friedman AD, Breuer MA (1993) Digital system testing and testable design. Wiley, New York"},{"key":"5062_CR2","doi-asserted-by":"crossref","unstructured":"Basturkmen NZ, Reddy SM, Pomeranz I (2002) A low power pseudo-random BIST technique. Proceedings of the IEEE International Conference on Computer Design, pp 16\u201318","DOI":"10.1109\/ICCD.2002.1106815"},{"key":"5062_CR3","doi-asserted-by":"crossref","unstructured":"Brglez F, Bryan D, Kozminski K (1989) Combinational profile of sequential benchmark circuits. International Symposium on Circuits and Systems, pp 1929\u20131934","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"5062_CR4","doi-asserted-by":"crossref","unstructured":"Chandra A, Chakrabarty K (2000) Test data compression for system-on-a-chip using golomb codes. Proceedings of the VLSI Test Symposium, pp 113\u2013120","DOI":"10.1109\/VTEST.2000.843834"},{"key":"5062_CR5","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1109\/43.913754","volume":"20","author":"A Chandra","year":"2001","unstructured":"Chandra A, Chakrabarty K (2001) A unified approach to reduce SOC test data volume, scan power, and testing time. IEEE Trans Comput-Aided Des Integr Circuits Syst 20:355\u2013368","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5062_CR6","unstructured":"Doi Y, Jajihara S, Wen X, Li L, Charkrabarty K (2005) Test compression for scan circuits using scan polarity adjustment and pinpoint test relaxation. Proceedings of the of Asia and South Pacific Design Automation Conference, pp 59\u201364"},{"key":"5062_CR7","doi-asserted-by":"crossref","unstructured":"Gerstendorfer S, Wunderlich HJ (1999) Minimized power consumption for scan-based BIST. Proceedings of the International Test Conference, pp 77\u201384","DOI":"10.1109\/TEST.1999.805616"},{"key":"5062_CR8","doi-asserted-by":"crossref","unstructured":"Hamzaoglu I, Patel JH (1999) Reducing test application time for full scan embedded cores. In Digest Papers, 29th International Symposium on Fault Tolerant Computing, pp 260\u2013267","DOI":"10.1109\/FTCS.1999.781060"},{"issue":"2","key":"5062_CR9","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1109\/12.364534","volume":"44","author":"S Hellebrand","year":"1995","unstructured":"Hellebrand S, Rajski J, Tarnick S, Venkataraman S, Coutois B (1995) Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers. IEEE Trans Comput 44(2):223\u2013233","journal-title":"IEEE Trans Comput"},{"key":"5062_CR10","doi-asserted-by":"crossref","unstructured":"Jas A, Touba NA (1998) Test vector decompression via cyclical scan chains and its application to testing core-based design. Proceedings of the International Test Conference, pp 458\u2013464","DOI":"10.1109\/TEST.1998.743186"},{"key":"5062_CR11","doi-asserted-by":"crossref","unstructured":"Jas A, Pouya B, Touba NA (1999) Scan vector compression\/decompression using statistical coding. Proceedings of the IEEE VLSI Test Symposium, pp 114\u2013120","DOI":"10.1109\/VTEST.1999.766654"},{"key":"5062_CR12","volume-title":"Testing of digital systems","author":"NK Jha","year":"2003","unstructured":"Jha NK, Gupta S (2003) Testing of digital systems. Cambridge University Press, Cambridge"},{"key":"5062_CR13","doi-asserted-by":"crossref","unstructured":"Kajihara S, Ishida K, Miyase K (2002) Test vector modification for power reduction during scan testing. Proceedings of the VLSI Test Symposium, pp 160\u2013165","DOI":"10.1109\/VTS.2002.1011128"},{"issue":"4","key":"5062_CR14","doi-asserted-by":"crossref","first-page":"687","DOI":"10.1109\/TVLSI.2003.812287","volume":"11","author":"H-S Kim","year":"2003","unstructured":"Kim H-S, Kim YJ, Kang S (2003) Test-decompression mechanism using a variable-length multiple-polynomial LFSR. IEEE Trans VLSI Syst 11(4):687\u2013690","journal-title":"IEEE Trans VLSI Syst"},{"key":"5062_CR15","doi-asserted-by":"crossref","unstructured":"Krishna CV, Touba NA (2002) Reducing test data volume using lfsr reseeding with seed compression. Proceedings of the International Test Conference, pp 321\u2013330","DOI":"10.1109\/TEST.2002.1041775"},{"key":"5062_CR16","doi-asserted-by":"crossref","unstructured":"Krishna CV, Touba NA (2004) 3-Stage variable length continuous-flow scan vector decompression scheme. Proceedings of the IEEE VLSI Test Symposium, pp 79\u201386","DOI":"10.1109\/VTEST.2004.1299229"},{"issue":"2","key":"5062_CR17","doi-asserted-by":"crossref","first-page":"396","DOI":"10.1109\/TCAD.2006.882509","volume":"26","author":"J Lee","year":"2007","unstructured":"Lee J, Touba NA (2007) LFSR-reseeding scheme achieving low-power dissipation during test. IEEE Trans Comput-Aided Des Integr Circuits Syst 26(2):396\u2013401","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5062_CR18","doi-asserted-by":"crossref","unstructured":"Pandey AR, Patel JH (2002) An incremental algorithm for test generation in Illinois scan architecture based designs. Proceedings of the Design, Automation and Test in Europe Conference, pp 369\u2013375","DOI":"10.1109\/DATE.2002.998300"},{"key":"5062_CR19","doi-asserted-by":"crossref","unstructured":"Polian I, Czutro A, Becker B (2005) Evolutionary optimization in code-based test compression. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp 1124\u20131129","DOI":"10.1109\/DATE.2005.144"},{"key":"5062_CR20","doi-asserted-by":"crossref","unstructured":"Raghunathan A, Chakradhar ST (1995) Acceleration techniques for dynamic vector compaction. Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, pp 310\u2013317","DOI":"10.1109\/ICCAD.1995.480134"},{"issue":"11","key":"5062_CR21","doi-asserted-by":"crossref","first-page":"1188","DOI":"10.1109\/12.736428","volume":"47","author":"J Rajski","year":"1998","unstructured":"Rajski J, Tyszer J, Zacharia N (1998) Test data decompression for multiple scan designs with boundary scan. IEEE Trans Comput 47(11):1188\u20131200","journal-title":"IEEE Trans Comput"},{"issue":"24","key":"5062_CR22","doi-asserted-by":"crossref","first-page":"1434","DOI":"10.1049\/el:20010981","volume":"37","author":"PM Rosinger","year":"2001","unstructured":"Rosinger PM, Gonciari PT, Al-Hashimi BM, Nicolici N (2001) Simultaneous reduction in volume of test data and power dissipation for systems-on-a-chip. Electron Lett 37(24):1434\u20131436","journal-title":"Electron Lett"},{"issue":"7","key":"5062_CR23","doi-asserted-by":"crossref","first-page":"1142","DOI":"10.1109\/TCAD.2004.829797","volume":"23","author":"P Rosinger","year":"2004","unstructured":"Rosinger P, Al-Hashimi BM, Nicolici N (2004) Scan architecture with mutually exclusive scan segment activation for shift and capture power reduction. IEEE Trans Comput-Aided Des Integr Circuits Syst 23(7):1142\u20131153","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5062_CR24","doi-asserted-by":"crossref","unstructured":"Sankaralingam R, Touba NA (2002) Inserting test points to control peak power during scan testing. Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp 138\u2013146","DOI":"10.1109\/DFTVS.2002.1173510"},{"key":"5062_CR25","doi-asserted-by":"crossref","unstructured":"Savir J (1992) Skewed-load transition test: part i, calculus. Proceedings of the International Test Conference, pp 705\u2013713","DOI":"10.1109\/TEST.1992.527892"},{"key":"5062_CR26","doi-asserted-by":"crossref","unstructured":"Savir J, Patil S (1994) On broad-side delay test. Proceedings of the VLSI Test Symposium, pp 284\u2013290","DOI":"10.1109\/VTEST.1994.292299"},{"key":"5062_CR27","unstructured":"Schulz M, Trischler A, Sarfert T (1987) Socrates: a highly efficient automatic test pattern generation system. Proceedings of the International Test Conference, pp 1016\u20131026"},{"key":"5062_CR28","doi-asserted-by":"crossref","unstructured":"Sinanoglu O, Orailoglu A (2002) A novel scan architecture for power-efficient, rapid test. Proceedings of the IEEE\/ACM International Conference on Computer Aided Design, pp 299\u2013303","DOI":"10.1145\/774572.774617"},{"issue":"6","key":"5062_CR29","doi-asserted-by":"crossref","first-page":"719","DOI":"10.1109\/TVLSI.2005.844311","volume":"13","author":"M Tehranipoor","year":"2005","unstructured":"Tehranipoor M, Nourani M, Chkrabarty K (2005) Nine-coded compression technique for testing embedded cores in SoCs. IEEE Trans Very Large Scale Integr (VLSI) Syst 13(6):719\u2013731","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"5062_CR30","unstructured":"Wang S, Gupta SK (1997) DS-LFSR: a New BIST TPG for low heat dissipation. Proceedings of the International Test Conference, pp 848\u2013857"},{"key":"5062_CR31","doi-asserted-by":"crossref","unstructured":"Whetsel L (2000) Adapting scan architecture for low power operation. Proceedings of the International Test Conference, pp 863\u2013872","DOI":"10.1109\/TEST.2000.894297"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-008-5062-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-008-5062-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-008-5062-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T01:57:43Z","timestamp":1559267863000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-008-5062-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1,18]]},"references-count":31,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2008,8]]}},"alternative-id":["5062"],"URL":"https:\/\/doi.org\/10.1007\/s10836-008-5062-6","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,1,18]]}}}