{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T23:11:10Z","timestamp":1761952270321,"version":"build-2065373602"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2008,7,22]],"date-time":"2008-07-22T00:00:00Z","timestamp":1216684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1007\/s10836-008-5079-x","type":"journal-article","created":{"date-parts":[[2008,7,21]],"date-time":"2008-07-21T04:05:59Z","timestamp":1216613159000},"page":"67-77","source":"Crossref","is-referenced-by-count":6,"title":["A Layout Sensitivity Model for Estimating Electromigration-vulnerable Narrow Interconnects"],"prefix":"10.1007","volume":"25","author":[{"given":"Rani S.","family":"Ghaida","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Payman","family":"Zarkesh-Ha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,7,22]]},"reference":[{"key":"5079_CR1","volume-title":"Introduction to integrated circuit technology","author":"SW Jones","year":"2005","unstructured":"Jones SW (2005) Introduction to integrated circuit technology. IC Knowlegde LLC, Georgetown, MA Revision, Nov"},{"key":"5079_CR2","unstructured":"Nippon Muki, Co. Ltd. (2007) Air cleaning products. Available: http:\/\/www.nipponmuki.co.jp\/e\/jigyou\/air\/01.html [Accessed Mar. 18, 2007]"},{"key":"5079_CR3","unstructured":"International Technology Roadmap for Semiconductors (2006) 2006 report. International Technology Roadmap for Semiconductors 2006 Edition, Report"},{"issue":"3","key":"5079_CR4","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1147\/rd.203.0228","volume":"20","author":"CH Stapper","year":"1976","unstructured":"Stapper CH (1976) LSI yield modeling and process monitoring. IBM J Res Develop 20(3):228\u2013234","journal-title":"IBM J Res Develop"},{"key":"5079_CR5","doi-asserted-by":"crossref","first-page":"192","DOI":"10.1109\/MDT.2004.15","volume":"21","author":"A Nardi","year":"2004","unstructured":"Nardi A, Vincentelli AL (2004) Logic synthesis for manufacturability. IEEE Des Test Comput 21:192\u2013199, doi: 10.1109\/MDT.2004.15","journal-title":"IEEE Des Test Comput"},{"key":"5079_CR6","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1002\/0471728527","volume-title":"CMOS electronics, how it works, how it fails","author":"J Segura","year":"2004","unstructured":"Segura J, Hawkins C (2004) CMOS electronics, how it works, how it fails. Wiley, New York, pp 161\u2013163"},{"key":"5079_CR7","doi-asserted-by":"crossref","unstructured":"de Vries DK, Simon PLC (2003) Calibration of open interconnect yield models. In: Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp 26\u201333, Nov","DOI":"10.1109\/DFTVS.2003.1250092"},{"issue":"2","key":"5079_CR8","first-page":"158","volume":"35","author":"S Gandemer","year":"1988","unstructured":"Gandemer S, Tremintin BC, Charlot JJ (1988) Critical Area and critical levels calculation in IC yield modeling. IEEE J Solid State Circuits 35(2):158\u2013166","journal-title":"IEEE J Solid State Circuits"},{"issue":"3","key":"5079_CR9","doi-asserted-by":"crossref","first-page":"166","DOI":"10.1109\/TCAD.1985.1270112","volume":"CAD-4","author":"W Maly","year":"1985","unstructured":"Maly W (1985) Modeling of lithography related yield losses for CAD of VLSI circuits. IEEE Trans Comput-Aided Des CAD-4(3):166\u2013177, doi: 10.1109\/TCAD.1985.1270112","journal-title":"IEEE Trans Comput-Aided Des"},{"issue":"6","key":"5079_CR10","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1049\/el:19830156","volume":"19","author":"W Maly","year":"1983","unstructured":"Maly W, Deszczka J (1983) Yield estimation model for VLSI artwork evaluation. Electron Lett 19(6):226\u2013227, doi: 10.1049\/el:19830156","journal-title":"Electron Lett"},{"issue":"2","key":"5079_CR11","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1109\/66.382276","volume":"8","author":"IA Wagner","year":"1995","unstructured":"Wagner IA, Koren I (1995) An interactive VLSI CAD tool for yield estimation. IEEE Trans Semicond Manuf 8(2):130\u2013138, doi: 10.1109\/66.382276","journal-title":"IEEE Trans Semicond Manuf"},{"issue":"4","key":"5079_CR12","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/TCAD.1986.1270225","volume":"CAD-5","author":"H Walker","year":"1986","unstructured":"Walker H, Director SW (1986) VLASIC: a catastrophic fault yield simulator for integrated circuits. IEEE Trans Comp-Aided Des CAD-5(4):541\u2013556, doi: 10.1109\/TCAD.1986.1270225","journal-title":"IEEE Trans Comp-Aided Des"},{"key":"5079_CR13","doi-asserted-by":"crossref","first-page":"549","DOI":"10.1147\/rd.276.0549","volume":"27","author":"CH Stapper","year":"1983","unstructured":"Stapper CH (1983) Modeling of integrated circuit defect sensitivities. IBM J Res Develop 27:549\u2013557","journal-title":"IBM J Res Develop"},{"issue":"4","key":"5079_CR14","doi-asserted-by":"crossref","first-page":"462","DOI":"10.1147\/rd.284.0461","volume":"28","author":"CH Stapper","year":"1984","unstructured":"Stapper CH (1984) Modeling of defects in integrated circuit photolithographic patterns. IBM J Res Develop 28(4):462\u2013475","journal-title":"IBM J Res Develop"},{"key":"5079_CR15","doi-asserted-by":"crossref","unstructured":"Christie P, de Gyvez JP (2001) Pre-layout prediction of interconnect manufacturability. In: Proceedings of the International Workshop on System Level Interconnect Prediction (SLIP), pp 167\u2013173, April","DOI":"10.1145\/368640.368826"},{"key":"5079_CR16","doi-asserted-by":"crossref","unstructured":"Zarkesh-Ha P, Doniger K (2007) Stochastic interconnect layout sensitivity model. In: Proceedings of the International Workshop on System Level Interconnect Prediction (SLIP), March","DOI":"10.1145\/1231956.1231959"},{"issue":"26","key":"5079_CR17","doi-asserted-by":"crossref","first-page":"3452","DOI":"10.1063\/1.121663","volume":"72","author":"RM Gungor","year":"1998","unstructured":"Gungor RM, Maroudas D (1998) Electromigration-induced failure of metallic thin films due to transgranular void propagation. Appl Phys Lett 72(26):3452, doi: 10.1063\/1.121663","journal-title":"Appl Phys Lett"},{"key":"5079_CR18","doi-asserted-by":"crossref","unstructured":"Srinivasan J, Adve SV, Bose P, Rivers JA The impact of technology scaling on lifetime reliability. In: Proceedings of the International Conference on Dependable Systems and Networks (DSN), June 2004","DOI":"10.1109\/DSN.2004.1311888"},{"key":"5079_CR19","volume-title":"Learning to live with electromigration","author":"Cadence Design Systems","year":"2002","unstructured":"Cadence Design Systems (2002) Learning to live with electromigration. Cadence Design Systems, San Jose, CA White Paper, Oct"},{"key":"5079_CR20","doi-asserted-by":"crossref","first-page":"R109","DOI":"10.1088\/0022-3727\/32\/17\/201","volume":"32","author":"JR Lloyd","year":"1999","unstructured":"Lloyd JR (1999) Electromigration in integrated circuit conductors. J Phys D Appl Phys 32:R109\u2013R118, doi: 10.1088\/0022-3727\/32\/17\/201","journal-title":"J Phys D Appl Phys"},{"key":"5079_CR21","doi-asserted-by":"crossref","unstructured":"Alam SM, Lip GC, Thompson CV, Troxel DE (2004) Circuit level reliability analysis of Cu interconnects. In: Quality Electronic Design, 2004. Proceedings. 5th International Symposium, pp 238\u2013243","DOI":"10.1109\/ISQED.2004.1283680"},{"key":"5079_CR22","doi-asserted-by":"crossref","first-page":"1004","DOI":"10.1007\/s11664-002-0035-5","volume":"31","author":"NL Michael","year":"2002","unstructured":"Michael NL, Kim C, Jiang Q, Augur RA, Gillespie P (2002) Mechanism of electromigration failure in submicron Cu interconnects. J Electron Mater 31:1004\u20131008","journal-title":"J Electron Mater"},{"key":"5079_CR23","doi-asserted-by":"crossref","first-page":"1369","DOI":"10.1088\/0268-1242\/21\/9\/026","volume":"21","author":"A Roy","year":"2006","unstructured":"Roy A, Kumar R, Tan CM, Wong TKS, Tung C (2006) Electromigration in damascene copper interconnects of line width down to 100\u00a0nm. Semicond Sci Technol 21:1369\u20131372, Aug","journal-title":"Semicond Sci Technol"},{"key":"5079_CR24","doi-asserted-by":"crossref","first-page":"988","DOI":"10.1007\/s11664-003-0080-8","volume":"32","author":"NL Michael","year":"2003","unstructured":"Michael NL, Kim C, Gillespie P, Augur R (2003) Electromigration failure in ultra-fine copper interconnects. J Electron Mater 32:988\u2013993","journal-title":"J Electron Mater"},{"key":"5079_CR25","doi-asserted-by":"crossref","unstructured":"Alam SM, Wei FL Gan CL, Thompson CV, Troxel DE (2005) Electromigration reliability comparison of Cu and Al interconnects. In: Quality of Electronic Design, 2005. ISQED 2005. Sixth International Symposium, pp 303\u2013308, Mar.","DOI":"10.1109\/ISQED.2005.51"},{"key":"5079_CR26","doi-asserted-by":"crossref","unstructured":"Black J (1967) Mass transport of aluminum by momentum exchange with conducting electrons. In: Proceedings of the International Reliability Physics Symposium. pp 148\u2013159, April","DOI":"10.1109\/IRPS.1967.362408"},{"issue":"9","key":"5079_CR27","doi-asserted-by":"crossref","first-page":"1587","DOI":"10.1109\/PROC.1969.7340","volume":"57","author":"J Black","year":"1969","unstructured":"Black J (1969) Electromigration failure modes in aluminum metallization for semiconductor devices. Proc IEEE 57(9):1587\u20131594, Sept","journal-title":"Proc IEEE"},{"key":"5079_CR28","unstructured":"Jedec Solid State Technology Association (2006) Failure mechanisms and models for semiconductor devices. JEDEC Publication JEP122-C, Mar"},{"key":"5079_CR29","doi-asserted-by":"crossref","unstructured":"de Gyvez JP (2001) Yield modeling and BEOL fundamentals. In: Proceedings of the International Workshop on System Level Interconnect Prediction (SLIP), pp 135\u2013163, April","DOI":"10.1145\/368640.368821"},{"issue":"3","key":"5079_CR30","doi-asserted-by":"crossref","first-page":"166","DOI":"10.1109\/TCAD.1985.1270112","volume":"CAD-4","author":"W Maly","year":"1985","unstructured":"Maly W (1985) Modeling of lithography related yield losses for CAD of VLSI circuits. IEEE Trans Computer-Aided Design CAD-4(3):166\u2013177, July","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"5079_CR31","doi-asserted-by":"crossref","unstructured":"Barsky R, Wagner IA (2004) Electromigration-dependent parametric yield estimation. In: Proceedings of the International Conference on Electronics, Circuits and Systems (ICECS), pp 121\u2013124, Dec.","DOI":"10.1109\/ICECS.2004.1399629"},{"key":"5079_CR32","volume-title":"A different approach to fabricating three-dimensional integrated circuits","author":"RS Ghaida","year":"2005","unstructured":"Ghaida RS, Ouaiss I (2005) A different approach to fabricating three-dimensional integrated circuits. Lebanese American University, New York, October"},{"key":"5079_CR33","doi-asserted-by":"crossref","unstructured":"Lanzerotti M, Fiorenza G, Rand R (2005) Microminature packaging and integrated circuitry: the work of E. Rent, with an application to on-chip interconnection requirements. IBM J Res Develop 49(4\/5), July","DOI":"10.1147\/rd.494.0777"},{"key":"5079_CR34","unstructured":"Guttmann P et al (2006) X-ray microscopy studies of electromigration in integrated circuits. In: Proceedings of the International Conference X-ray Microscopy (IPAP), pp 243\u2013245, July"},{"key":"5079_CR35","unstructured":"University of Notre Dame (2007) Electromigration in ultranarrow interconnects. Available: http:\/\/www.nd.edu\/~micro\/ [Accessed Mar. 18, 2007]"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-008-5079-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-008-5079-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-008-5079-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,31]],"date-time":"2025-01-31T03:06:43Z","timestamp":1738292803000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-008-5079-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7,22]]},"references-count":35,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,2]]}},"alternative-id":["5079"],"URL":"https:\/\/doi.org\/10.1007\/s10836-008-5079-x","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2008,7,22]]}}}