{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T15:03:02Z","timestamp":1648998182170},"reference-count":13,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2008,12,16]],"date-time":"2008-12-16T00:00:00Z","timestamp":1229385600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1007\/s10836-008-5080-4","type":"journal-article","created":{"date-parts":[[2008,12,15]],"date-time":"2008-12-15T15:28:49Z","timestamp":1229354929000},"page":"97-105","source":"Crossref","is-referenced-by-count":1,"title":["Test Compression for IP Core Testing with Reconfigurable Network and Fixing-Flipping Coding"],"prefix":"10.1007","volume":"25","author":[{"given":"Kazuteru","family":"Namba","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshikazu","family":"Matsui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideo","family":"Ito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,12,16]]},"reference":[{"key":"5080_CR1","first-page":"283","volume-title":"Proceedings of the international conference on computer-aided design","author":"I Hamzaoglu","year":"1998","unstructured":"Hamzaoglu I, Patel JH (1998) Test set compaction algorithms for combinational circuits. In: Proceedings of the international conference on computer-aided design. IEEE, Piscataway, pp 283\u2013289"},{"key":"5080_CR2","first-page":"260","volume-title":"Proceedings of the international symposium of fault-tolerant computing","author":"I Hamzaoglu","year":"1999","unstructured":"Hamzaoglu I, Patel JH (1999) Reducing test application time for full scan embedded cores. In: Proceedings of the international symposium of fault-tolerant computing. IEEE, Piscataway, pp 260\u2013267"},{"key":"5080_CR3","first-page":"25","volume-title":"Proceedings of the IEEE Asian test symposium","author":"B Koenemann","year":"2001","unstructured":"Koenemann B, Barnhart C, Keller B, Snethen T, Farnsworth O, Wheater D (2001) A SmartBIST variant with guaranteed encoding. In: Proceedings of the IEEE Asian test symposium. IEEE, Piscataway, pp 25\u2013330"},{"key":"5080_CR4","first-page":"136","volume-title":"Proceedings of the IEEE Asian test symposium","author":"K Miyase","year":"2003","unstructured":"Miyase K, Kajihara S (2003) Optimal scan tree construction with test vector modification for test compression. In: Proceedings of the IEEE Asian test symposium. IEEE, Piscataway, pp 136\u2013141"},{"key":"5080_CR5","unstructured":"Oh N, Kapur R, Williams TW, Sproch J (2003) Test pattern compression using prelude vectors in fan-out scan chain with feedback architecture. In: Proceedings of design, automation and test Europe, Munich, 3\u20137 March 2003, pp 10110\u201310115"},{"issue":"5","key":"5080_CR6","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1109\/TCAD.2004.826558","volume":"23","author":"J Rajski","year":"2004","unstructured":"Rajski J, Tyszer J, Kassab M, Mukherjee N (2004) Embedded deterministic test. IEEE Trans Comput-Aided Des Integr Circuits Syst 23(5):776\u2013792","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5080_CR7","first-page":"9","volume-title":"Proc IEEE VLSI test symposium","author":"S Samaranayake","year":"2003","unstructured":"Samaranayake S, Gizdarski E, Sitchinava N, Neuveux F, Kapur R, Williams TW (2003) A reconfigurable shared scan-in architecture. In: Proc IEEE VLSI test symposium. IEEE, Piscataway, pp 9\u201314"},{"key":"5080_CR8","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/ISVLSI.2004.1339525","volume-title":"Proceedings of the IEEE compter society annual symposium on VLSI emerging trends and VLSI system design","author":"MA Shah","year":"2004","unstructured":"Shah MA, Patel JH (2004) Enhancement of the Illinois scan architecture for use with multiple scan inputs. In: Proceedings of the IEEE compter society annual symposium on VLSI emerging trends and VLSI system design. IEEE Compter Society, Los Alamitos, pp 167\u2013172"},{"key":"5080_CR9","first-page":"1079","volume-title":"Proceedings of the international test conference","author":"H Tang","year":"2003","unstructured":"Tang H, Reddy SM, Pomeranz I (2003) On reducing test data volume and test application time for multiple scan chain designs. In: Proceedings of the international test conference. IEEE, Piscataway, pp 1079\u20131088"},{"key":"5080_CR10","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1109\/MDT.2006.105","volume":"23","author":"NA Touba","year":"2006","unstructured":"Touba NA (2006) Survey of test vector compression techniques. IEEE Des Comp 23:294\u2013303","journal-title":"IEEE Des Comp"},{"key":"5080_CR11","first-page":"581","volume-title":"Proceedings of the international test conference","author":"Z Wang","year":"2005","unstructured":"Wang Z, Chakrabarty K (2005) Test data compression for IP embedded cores using selective encoding of scan slices. In: Proceedings of the international test conference. IEEE, Piscataway, pp 581\u2013590"},{"issue":"5","key":"5080_CR12","doi-asserted-by":"crossref","first-page":"984","DOI":"10.1093\/ietisy\/e88-d.5.984","volume":"E88-D","author":"G Zeng","year":"2005","unstructured":"Zeng G, Ito H (2005) Hybrid pattern BIST for low-cost core testing using embedded FPGA core. IEICE Trans Inform Syst E88-D(5):984\u2013992","journal-title":"IEICE Trans Inform Syst"},{"key":"5080_CR13","first-page":"136","volume-title":"Proceedings of the IEEE international symposium on defect and fault-tolerance VLSI systems","author":"G Zeng","year":"2006","unstructured":"Zeng G, Shi Y, Takabatake T, Yanagisawa M, Ito H (2006) Low-cost IP core test using multiple-mode loading scan chain and scan chain clusters. In: Proceedings of the IEEE international symposium on defect and fault-tolerance VLSI systems. IEEE, Piscataway, pp 136\u2013144"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-008-5080-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-008-5080-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-008-5080-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T21:57:44Z","timestamp":1559253464000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-008-5080-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12,16]]},"references-count":13,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,2]]}},"alternative-id":["5080"],"URL":"https:\/\/doi.org\/10.1007\/s10836-008-5080-4","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,12,16]]}}}