{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T12:07:47Z","timestamp":1780056467132,"version":"3.54.0"},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2008,12,17]],"date-time":"2008-12-17T00:00:00Z","timestamp":1229472000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1007\/s10836-008-5083-1","type":"journal-article","created":{"date-parts":[[2008,12,16]],"date-time":"2008-12-16T10:00:51Z","timestamp":1229421651000},"page":"117-126","source":"Crossref","is-referenced-by-count":10,"title":["Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits"],"prefix":"10.1007","volume":"25","author":[{"given":"Waleed K.","family":"Al-Assadi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sindhu","family":"Kakarla","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2008,12,17]]},"reference":[{"issue":"4","key":"5083_CR1","doi-asserted-by":"crossref","first-page":"446","DOI":"10.1109\/92.250192","volume":"1","author":"WK Al-Assadi","year":"1993","unstructured":"Al-Assadi WK, Malaiya YK, Jayasumana AP (1993) Faulty behavior of storage elements and its effects on sequential circuits. IEEE Trans VLSI Syst 1(4):446\u2013452","journal-title":"IEEE Trans VLSI Syst"},{"key":"5083_CR2","unstructured":"Banerjee S, Chakradhar ST, Roy RK (1996) Synchronous test generation model for asynchronous circuits. Proceedings of the 9th International Conference on VLSI Design 178\u2013185"},{"issue":"6","key":"5083_CR3","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MDT.2003.1246161","volume":"30","author":"SK Bandapati","year":"2003","unstructured":"Bandapati SK, Smith SC, Choi M (2003) Design and characterization of NULL convention self-timed multipliers. IEEE Des Test Comput Spec Issue Clockless VLSI Des 30(6):26\u201336","journal-title":"IEEE Des Test Comput Spec Issue Clockless VLSI Des"},{"key":"5083_CR4","unstructured":"Berkel CH, Rem M, Saeijs R (1998) VLSI programming. 1988 IEEE International Conference on Computer Design: VLSI in Computers and Processors 152\u2013156"},{"key":"5083_CR5","volume-title":"Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits","author":"ML Bushnell","year":"2000","unstructured":"Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits. Kluwer Academic, Boston, MA Nov"},{"key":"5083_CR6","doi-asserted-by":"crossref","DOI":"10.1002\/0471702897","volume-title":"Logically determined design clockless system design with NULL convention logic","author":"KM Fant","year":"2005","unstructured":"Fant KM (2005) Logically determined design clockless system design with NULL convention logic. Wiley, Hoboken, NJ"},{"key":"5083_CR7","doi-asserted-by":"crossref","unstructured":"Fant KM, Brandt SA (1996) NULL convention logic: a complete and consistent logic for asynchronous digital circuit synthesis. International Conference on Application Specific Systems, Architectures, and Processors 261\u2013273","DOI":"10.1109\/ASAP.1996.542821"},{"key":"5083_CR8","doi-asserted-by":"crossref","unstructured":"Kang YS, Huh KH, Kang S (1999) New scan design of asynchronous sequential circuits. 1st IEEE Asia Pacific Conference on ASICs 355\u2013358","DOI":"10.1109\/APASIC.1999.824102"},{"issue":"11","key":"5083_CR9","doi-asserted-by":"crossref","first-page":"1184","DOI":"10.1109\/43.736191","volume":"17","author":"M Kishinevsky","year":"1998","unstructured":"Kishinevsky M, Kondratyev A, Lavagno L, Taubin A (1998) Partial-scan delay fault testing of asynchronous circuits. IEEE Trans Comp-Aided Des Integr Circuits Syst 17(11):1184\u20131199","journal-title":"IEEE Trans Comp-Aided Des Integr Circuits Syst"},{"key":"5083_CR10","doi-asserted-by":"crossref","unstructured":"Kondratyev A, Sorensen L, Streich A (2002) Testing of asynchronous designs by inappropriate means. Synchronous approach. 8th International Symposium on Asynchronous Circuits and Systems 171\u2013180","DOI":"10.1109\/ASYNC.2002.1000307"},{"key":"5083_CR11","doi-asserted-by":"crossref","unstructured":"Satagopan V, Bhaskaran B, Al-Assadi W, Smith SC, Kakarla S (2007) DFT techniques and automation for NULL convention logic circuits. IEEE Transactions on VLSI Systems: Special Issue on System Chip Integration","DOI":"10.1109\/TVLSI.2007.903945"},{"key":"5083_CR12","first-page":"218","volume-title":"System timing. Introduction to VLSI Systems","author":"CL Seitz","year":"1996","unstructured":"Seitz CL (1996) System timing. Introduction to VLSI Systems. Addison-Wesley, Reading, MA, pp 218\u2013262"},{"issue":"1","key":"5083_CR13","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1016\/j.vlsi.2004.11.001","volume":"39","author":"SC Smith","year":"2005","unstructured":"Smith SC (2005) Development of a large word-width high-speed asynchronous multiply and accumulate unit. Integr VLSI J 39(1):12\u201328","journal-title":"Integr VLSI J"},{"issue":"3","key":"5083_CR14","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1016\/j.vlsi.2003.12.004","volume":"37","author":"SC Smith","year":"2004","unstructured":"Smith SC, DeMara RF, Yuan JS, Ferguson D, Lamb D (2004) Optimization of NULL convention self-timed circuits. Integration, the VLSI Journal 37(3):135\u2013165 August","journal-title":"Integration, the VLSI Journal"},{"key":"5083_CR15","first-page":"61","volume":"2","author":"GE Sobelman","year":"1998","unstructured":"Sobelman GE, Fant KM (1998) CMOS circuit design of threshold gates with hysteresis. IEEE Int Symp Circuits Syst Proc 2:61\u201365","journal-title":"IEEE Int Symp Circuits Syst Proc"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-008-5083-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-008-5083-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-008-5083-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T21:57:44Z","timestamp":1559253464000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-008-5083-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12,17]]},"references-count":15,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,2]]}},"alternative-id":["5083"],"URL":"https:\/\/doi.org\/10.1007\/s10836-008-5083-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,12,17]]}}}