{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:55:38Z","timestamp":1747810538261},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[2009,4,16]],"date-time":"2009-04-16T00:00:00Z","timestamp":1239840000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2009,6]]},"DOI":"10.1007\/s10836-009-5103-9","type":"journal-article","created":{"date-parts":[[2009,4,15]],"date-time":"2009-04-15T05:21:45Z","timestamp":1239772905000},"page":"197-207","source":"Crossref","is-referenced-by-count":19,"title":["Soft Error Rate Reduction Using Circuit Optimization and Transient Filter Insertion"],"prefix":"10.1007","volume":"25","author":[{"given":"Mihir R.","family":"Choudhury","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Quming","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kartik","family":"Mohanram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2009,4,16]]},"reference":[{"key":"5103_CR1","doi-asserted-by":"crossref","unstructured":"Agrawal V (1997) Low-power design by hazard filtering. In: Proc intl conference on VLSI design, Hyderabad, 4\u20137 January 1997, pp 193\u2013197","DOI":"10.1109\/ICVD.1997.568075"},{"key":"5103_CR2","doi-asserted-by":"crossref","unstructured":"Almukhaizim S, et al (2006) Seamless integration of SER in rewiring-based design space exploration. In: Proc intl test conference, Santa Clara, 24\u201326 October 2006","DOI":"10.1109\/TEST.2006.297682"},{"key":"5103_CR3","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1109\/MDT.2005.69","volume":"22","author":"R Baumann","year":"2004","unstructured":"Baumann R (2004) Soft errors in advanced computer systems. IEEE Des Test Comput 22:258\u2013266","journal-title":"IEEE Des Test Comput"},{"key":"5103_CR4","doi-asserted-by":"crossref","first-page":"899","DOI":"10.1287\/opre.1050.0254","volume":"53","author":"S Boyd","year":"2005","unstructured":"Boyd S et al (2005) Digital circuit optimization via geometric programming. Oper Res 53:899\u2013932","journal-title":"Oper Res"},{"key":"5103_CR5","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1007\/s11081-007-9001-7","volume":"8","author":"S Boyd","year":"2007","unstructured":"Boyd S et al (2007) A tutorial on geometric programming. Optim Eng 8:67\u2013127","journal-title":"Optim Eng"},{"key":"5103_CR6","unstructured":"Cao Y et al (2000) New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In: Proc custom integrated circuits conference, Orlando, 21\u201324 May 2000, pp 201\u2013204"},{"key":"5103_CR7","doi-asserted-by":"crossref","unstructured":"Cazeaux JM et al (2005) On transistor level gate sizing for increased robustness to transient faults. In: Proc intl on-line testing symposium, Saint Raphael, 6\u20138 July 2005, pp 23\u201328","DOI":"10.1109\/IOLTS.2005.49"},{"key":"5103_CR8","unstructured":"Choudhury MR, Zhou Q, Mohanram K (2006) Design optimization for single-event upset robustness using simultaneous dual-V DD and sizing techniques. In: Proc intl conference computer-aided design, San Jose, 5\u20139 November 2006, pp 204\u2013209"},{"key":"5103_CR9","doi-asserted-by":"crossref","unstructured":"Deogun HS, Sylvester D, Blaauw D (2005) Gate-level mitigation techniques for neutron-induced soft error rate. In: Proc intl symposium on quality electronic design, San Jose, 21\u201323 March 2005, pp 175\u2013180","DOI":"10.1109\/ISQED.2005.61"},{"key":"5103_CR10","doi-asserted-by":"crossref","unstructured":"Dhillon YS et al (2005) Load and logic co-optimization for design of soft-error resistant nanometer CMOS circuits. In: Proc intl on-line testing symposium, Saint Raphael, 6\u20138 July 2005, pp 35\u201340","DOI":"10.1109\/IOLTS.2005.41"},{"key":"5103_CR11","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1109\/TNS.2003.813129","volume":"50","author":"PE Dodd","year":"2003","unstructured":"Dodd PE, Massengill LW (2003) Basic mechanisms and modeling of single-event upset in digital microelectronics. IEEE Trans Nucl Sci 50:583\u2013602","journal-title":"IEEE Trans Nucl Sci"},{"key":"5103_CR12","doi-asserted-by":"crossref","unstructured":"Garg R et al (2006) A design approach for radiation-hard digital electronics. In: Proc design automation conference, Anaheim, 24\u201328 July 2006, pp 773\u2013778","DOI":"10.1145\/1146909.1147105"},{"key":"5103_CR13","doi-asserted-by":"crossref","unstructured":"Gill BS et al (2005) Node sensitivity analysis for soft errors in CMOS logic. In: Proc intl test conference, pp 1\u20139","DOI":"10.1109\/TEST.2005.1584062"},{"key":"5103_CR14","doi-asserted-by":"crossref","first-page":"2586","DOI":"10.1109\/23.903813","volume":"47","author":"P Hazucha","year":"2000","unstructured":"Hazucha P, Svensson C (2000) Impact of CMOS technology scaling on the atmospheric neutron soft error rate. IEEE Trans Nucl Sci 47:2586\u20132594","journal-title":"IEEE Trans Nucl Sci"},{"key":"5103_CR15","doi-asserted-by":"crossref","unstructured":"Karnik T et al (2002) Selective node engineering for chip-level soft error rate improvement. In: Symp. on VLSI circuits digest of technical papers, pp 204\u2013205","DOI":"10.1109\/VLSIC.2002.1015084"},{"key":"5103_CR16","doi-asserted-by":"crossref","unstructured":"Krishnamohan S, Mahapatra NR (2005) Combining error masking and error detection plus recovery to combat soft errors in static CMOS circuits. In: Proc intl conference on dependable systems and networks, pp 40\u201349","DOI":"10.1109\/DSN.2005.27"},{"key":"5103_CR17","unstructured":"Kumar J et al (2005) Use of pass transistor logic to minimize the impact of soft errors in combinational circuits. In: Proc of workshop on SELSE"},{"key":"5103_CR18","doi-asserted-by":"crossref","first-page":"699","DOI":"10.1287\/opre.14.4.699","volume":"14","author":"EL Lawler","year":"1966","unstructured":"Lawler EL, Wood DE (1966) Branch-and-bound methods: a survey. Oper Res 14:699\u2013719","journal-title":"Oper Res"},{"key":"5103_CR19","doi-asserted-by":"crossref","unstructured":"Lazzari C et al (2005) On implementing a soft error hardening technique by using an automatic layout generator: case study. In: Proc intl on-line testing symposium, pp. 29\u201334","DOI":"10.1109\/IOLTS.2005.45"},{"key":"5103_CR20","doi-asserted-by":"crossref","unstructured":"Mavis DG, Eaton PH (2002) Soft error rate mitigation techniques for modern microcircuits. In: Proc intl reliability physics symposium, pp 216\u2013225","DOI":"10.1109\/RELPHY.2002.996639"},{"key":"5103_CR21","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/MC.2005.70","volume":"38","author":"S Mitra","year":"2005","unstructured":"Mitra S et al (2005) Robust system design with built-in soft error resilience. IEEE Comput 38:43\u201352","journal-title":"IEEE Comput"},{"key":"5103_CR22","doi-asserted-by":"crossref","unstructured":"Mitra S et al (2006) Combinational logic soft error correction. In: Proc intl test conference, pp 1\u20139","DOI":"10.1109\/TEST.2006.297681"},{"key":"5103_CR23","doi-asserted-by":"crossref","unstructured":"Mohanram K, Touba NA (2003) Cost-effective approach for reducing soft error failure rate in logic circuits. In: Proc intl test conference, pp 893\u2013901","DOI":"10.1109\/TEST.2003.1271075"},{"key":"5103_CR24","unstructured":"MOSEK ApS (2008) MOSEK ApS homepage. http:\/\/www.mosek.com\/"},{"key":"5103_CR25","doi-asserted-by":"crossref","unstructured":"Nicolaidis M (1999) Time redundancy based soft-error tolerance to rescue nanometer technologies. In: Proc VLSI test symposium, pp 86\u201394","DOI":"10.1109\/VTEST.1999.766651"},{"issue":"9","key":"5103_CR26","doi-asserted-by":"crossref","first-page":"1255","DOI":"10.1109\/TC.2007.1070","volume":"56","author":"M Omana","year":"2007","unstructured":"Omana M, Rossi D, Metra C (2007) Latch susceptibility to transient faults and new hardening approach. IEEE Trans Comput 56(9):1255\u20131268","journal-title":"IEEE Trans Comput"},{"key":"5103_CR27","unstructured":"Rao RR, Blaauw D, Sylvester D (2006) Soft error reduction in combinational logic using gate resizing and flip-flop selection. In: Proc intl conference computer-aided design, pp 502\u2013509"},{"key":"5103_CR28","volume-title":"Timing","author":"S Sapatnekar","year":"2004","unstructured":"Sapatnekar S (2004) Timing. Kluwer Academic, Dordrecht"},{"issue":"24","key":"5103_CR29","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1007\/s10836-007-5034-2","volume":"1\u20133","author":"Y Sasaki","year":"2008","unstructured":"Sasaki Y et al (2008) Circuit and latch capable of masking soft errors with schmitt trigger. J Electron Test 1\u20133(24):11\u201319","journal-title":"J Electron Test"},{"key":"5103_CR30","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1557\/mrs2003.37","volume":"28","author":"HHK Tang","year":"2003","unstructured":"Tang HHK, Rodbell KP (2003) Single-event upsets in microelectronics: fundamental physics and issues. Mater Res Soc Bull 28:111\u2013116","journal-title":"Mater Res Soc Bull"},{"key":"5103_CR31","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1109\/TDMR.2005.855684","volume":"5","author":"SV Walstra","year":"2005","unstructured":"Walstra SV, Dai C (2005) Circuit-level modeling of soft errors in integrated circuits. IEEE Trans Device Mater Reliab 5:358\u2013364","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"5103_CR32","unstructured":"Wu K-C et al (2008) Soft error rate reduction using redundancy addition and removal. In: Proc Asia and South Pacific design automation conference, pp 559\u2013564"},{"key":"5103_CR33","unstructured":"Yang S (1991) Logic synthesis and optimization benchmarks user guide. Tech. rep. 1991-IWLS-UG-Saeyang, MCNC, Research Triangle Park"},{"key":"5103_CR34","doi-asserted-by":"crossref","unstructured":"Zhou Q, Choudhury MR, Mohanram K (2008) Tunable transient filters for soft error rate reduction in combinational circuits. In: Proc European test symposium, pp 179\u2013184","DOI":"10.1109\/ETS.2008.39"},{"key":"5103_CR35","unstructured":"Zhou Q, Mohanram K (2004) Transistor sizing for radiation hardening. In: Proc intl reliability physics symposium, pp 310\u2013315"},{"key":"5103_CR36","unstructured":"Zhou Q, Mohanram K (2004) Cost-effective radiation hardening technique for logic circuits. In: Proc intl conference computer-aided design, pp 100\u2013106"},{"key":"5103_CR37","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/TCAD.2005.853696","volume":"25","author":"Q Zhou","year":"2006","unstructured":"Zhou Q, Mohanram K (2006) Gate sizing to radiation harden combinational logic. IEEE Trans Comput-Aided Des 25:155\u2013166","journal-title":"IEEE Trans Comput-Aided Des"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5103-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-009-5103-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5103-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T21:57:44Z","timestamp":1559253464000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-009-5103-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4,16]]},"references-count":37,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2009,6]]}},"alternative-id":["5103"],"URL":"https:\/\/doi.org\/10.1007\/s10836-009-5103-9","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,4,16]]}}}