{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,30]],"date-time":"2022-12-30T09:20:42Z","timestamp":1672392042538},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"4-5","license":[{"start":{"date-parts":[[2009,7,16]],"date-time":"2009-07-16T00:00:00Z","timestamp":1247702400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1007\/s10836-009-5105-7","type":"journal-article","created":{"date-parts":[[2009,7,15]],"date-time":"2009-07-15T03:54:41Z","timestamp":1247630081000},"page":"213-223","source":"Crossref","is-referenced-by-count":6,"title":["Critical Path Selection for Delay Testing Considering Coupling Noise"],"prefix":"10.1007","volume":"25","author":[{"given":"Rajeshwary","family":"Tayade","sequence":"first","affiliation":[]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,7,16]]},"reference":[{"key":"5105_CR1","unstructured":"Agarwal K, Sato T, Cao Y, Slyvester D, Hu C (2003) Efficient generation of delay change curves for noise-aware static timing analysis. In: Proc. of 4th int. symposium of quality electronic design (ISQED)"},{"key":"5105_CR2","unstructured":"Bai X, Dey S, Krstic A (2003) HyAC: a hybrid structural SAT based ATPG for crosstalk. In: International test conference, pp\u00a0112\u2013121"},{"key":"5105_CR3","unstructured":"Chen C-A, Gupta SK (1996) A satisfiability-based test generator for path delay faults incombinational circuits. In: Design automation conference, pp\u00a0209\u2013214"},{"key":"5105_CR4","unstructured":"Chen W, Gupta SK, Breuer MA (1998) Test generation in VLSI circuits for crosstalk noise. In: International test conference, pp\u00a0641\u2013650"},{"key":"5105_CR5","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/MDT.2003.1232255","volume":"20","author":"BD Cory","year":"2003","unstructured":"Cory BD, Kapur R, Underwood B (2003) Speed binning with path delay test in 150-nm technology. IEEE Des Test Comput 20:41\u201345","journal-title":"IEEE Des Test Comput"},{"key":"5105_CR6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1214\/aos\/1176347963","volume":"19","author":"JH Friedman","year":"1991","unstructured":"Friedman JH (1991) Multivariate adaptive regression splines. Ann Stat 19:1\u201314","journal-title":"Ann Stat"},{"key":"5105_CR7","unstructured":"Fu Z, Malik S (2006) Solving the minimum-cost satisfiability problem using SAT based branch-and-bound search. In: ICCAD, pp\u00a0852\u2013859"},{"key":"5105_CR8","doi-asserted-by":"crossref","unstructured":"Hashempour H, Kim Y-B, Park N (2002) A test-vector generation methodology for crosstalk noise faults. In: Defect and fault tolerance, pp\u00a040\u201347","DOI":"10.1109\/DFTVS.2002.1173500"},{"key":"5105_CR9","doi-asserted-by":"crossref","unstructured":"Irajpour S, Gupta SK, Breuer MA (2004) Timing-independent testing of crosstalk in the presence of delay producing defects using surrogate fault models. In: International Test Conference, pp\u00a01024\u20131033","DOI":"10.1109\/TEST.2004.1387368"},{"key":"5105_CR10","doi-asserted-by":"crossref","unstructured":"Krstic A, Liou J-J, Jiang Y-M, Cheng K-T (2001) Delay testing considering crosstalk-induced effects. In: International test conference, pp\u00a0558\u2013567","DOI":"10.1109\/TEST.2001.966674"},{"key":"5105_CR11","doi-asserted-by":"crossref","unstructured":"Kulkarni M, Chen T (2004) A sensitivity based approach to analyzing signal delay uncertainty of coupled interconnects. In: Proc. of 5th int. symposium of quality electronic design (ISQED), pp\u00a0331\u2013336","DOI":"10.1109\/ISQED.2004.1283696"},{"key":"5105_CR12","unstructured":"Li H, Shen P, Li X (2006) Robust test generation for precise crosstalk-induced path delay faults. In: VLSI test symposium, pp\u00a0300\u2013305"},{"key":"5105_CR13","doi-asserted-by":"crossref","unstructured":"Lu X, Li Z, Qiu W, Walker D, Shi W (2004) Longest path selection for delay test under process variation. In: ASPDAC, pp\u00a098\u2013103","DOI":"10.1109\/ASPDAC.2004.1337547"},{"key":"5105_CR14","doi-asserted-by":"crossref","unstructured":"Mahajan YS, Fu Z, Malik S (2005) Zchaff2004: an efficient SAT solver. In: SAT 2004, LNCS, vol.\u00a03542, pp\u00a0360\u2013375","DOI":"10.1007\/11527695_27"},{"key":"5105_CR15","unstructured":"Majhi A, Jacob J, Patnaik L, Agrawal V (1996) On test coverage of path delay faults. In: International test conference, pp\u00a0418\u2013421"},{"key":"5105_CR16","doi-asserted-by":"crossref","unstructured":"Shen P-F, Li H-W, Xu Y-J, Li X-W (2005) Non-robust test generation for crosstalk-induced delay faults. In: Asian test symposium, pp\u00a0120\u2013125","DOI":"10.1109\/ATS.2005.81"},{"key":"5105_CR17","doi-asserted-by":"crossref","unstructured":"Tani S, Teramoto M, Fukazawa T, Matsuhiro K (1998) Efficient path selection for delay testing based on partial path evaluation. In: VLSI test symposiumm, pp\u00a0188\u2013193","DOI":"10.1109\/VTEST.1998.670867"},{"key":"5105_CR18","doi-asserted-by":"crossref","unstructured":"Tayade R, Kalyanam V, Nassif S, Abraham JA (2007) Estimating path delay distribution considering coupling noise. In: ACM GLSVLSI, pp\u00a061\u201366","DOI":"10.1145\/1228784.1228804"},{"key":"5105_CR19","doi-asserted-by":"crossref","first-page":"1550","DOI":"10.1109\/TCAD.2004.835137","volume":"23","author":"L-C Wang","year":"2004","unstructured":"Wang L-C, Liou J-J, Cheng K-T (2004) Critical path selection for delay fault testing based upon a statistical timing model. IEEE Trans Comput Aided Des 23:1550\u20131564","journal-title":"IEEE Trans Comput Aided Des"},{"key":"5105_CR20","doi-asserted-by":"crossref","unstructured":"Wangqi Q, Walker DMH (2003) An efficient algorithm for finding the k longest testable paths through each gate in a combinational circuit. In: International test conference, pp\u00a0592\u2013601","DOI":"10.1109\/TEST.2003.1270886"},{"key":"5105_CR21","doi-asserted-by":"crossref","unstructured":"Zhao J-K, Rudnick EM, Patel JH (1997) Static logic implication with application to redundancy identification. In: VLSI test symposium, pp\u00a0288\u2013293","DOI":"10.1109\/VTEST.1997.600290"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5105-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-009-5105-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5105-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T01:57:44Z","timestamp":1559267864000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-009-5105-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,16]]},"references-count":21,"journal-issue":{"issue":"4-5","published-print":{"date-parts":[[2009,8]]}},"alternative-id":["5105"],"URL":"https:\/\/doi.org\/10.1007\/s10836-009-5105-7","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,7,16]]}}}