{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:13:22Z","timestamp":1763457202379},"reference-count":10,"publisher":"Springer Science and Business Media LLC","issue":"4-5","license":[{"start":{"date-parts":[[2009,6,30]],"date-time":"2009-06-30T00:00:00Z","timestamp":1246320000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1007\/s10836-009-5106-6","type":"journal-article","created":{"date-parts":[[2009,6,29]],"date-time":"2009-06-29T08:37:53Z","timestamp":1246264673000},"page":"269-278","source":"Crossref","is-referenced-by-count":31,"title":["A Reliable Architecture for Parallel Implementations of the Advanced Encryption Standard"],"prefix":"10.1007","volume":"25","author":[{"given":"G.","family":"Di Natale","sequence":"first","affiliation":[]},{"given":"M.","family":"Doulcier","sequence":"additional","affiliation":[]},{"given":"M. L.","family":"Flottes","sequence":"additional","affiliation":[]},{"given":"B.","family":"Rouzeyre","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,6,30]]},"reference":[{"key":"5106_CR1","unstructured":"Advanced Encryption Standard (AES), Federal Information Processing Standards Publication 197, November 26, 2001."},{"issue":"4","key":"5106_CR2","doi-asserted-by":"crossref","first-page":"492","DOI":"10.1109\/TC.2003.1190590","volume":"52","author":"G Bertoni","year":"2003","unstructured":"Bertoni G, Breveglieri L, Koren I, Maistri P, Piuri V (2003) Error Analysis and Detection Procedures for a Hardware Implementation of the Advanced Encryption Standard. IEEE Trans Comput 52(4):492\u2013505","journal-title":"IEEE Trans Comput"},{"key":"5106_CR3","doi-asserted-by":"crossref","unstructured":"Di Natale G, Flottes M-L, Rouzeyre B (2007) An On-Line Fault Detection Scheme for SBoxes in Secure Circuits. Proc. IEEE Int. On-Line Testing Symposium, pp 57\u201362","DOI":"10.1109\/IOLTS.2007.16"},{"key":"5106_CR4","doi-asserted-by":"crossref","unstructured":"Di Natale G, Flottes M-L, Rouzeyre B (2008) An Integrated Validation Environment for Differential Power Analysis. IEEE International Symposium on Electronic Design, Test & Applications (DELTA 2008), Hong Kong, January, pp 527\u2013532","DOI":"10.1109\/DELTA.2008.61"},{"issue":"4","key":"5106_CR5","doi-asserted-by":"crossref","first-page":"322","DOI":"10.1145\/945511.945515","volume":"13","author":"P Hellekalek","year":"2003","unstructured":"Hellekalek P, Wegenkittl S (2003) Empirical evidence concerning AES. ACM Trans Model Comput Simul 13(4):322\u2013333","journal-title":"ACM Trans Model Comput Simul"},{"issue":"12","key":"5106_CR6","doi-asserted-by":"crossref","first-page":"1509","DOI":"10.1109\/TCAD.2002.804378","volume":"21","author":"R Karri","year":"2002","unstructured":"Karri R, Wu K, Mishra P, Kim Y (2002) Concurrent Error Detection Schemes for Fault-Based Side-Channel Cryptanalysis of Symmetric Block Ciphers. IEEE Trans Comput-Aided Des Integr Circuits Syst 21(12):1509\u20131517","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5106_CR7","doi-asserted-by":"crossref","unstructured":"Kocher P, Jaffe J, Jun B (1999) Differential Power Analysis. Proc. CRYPTO\u201999, pp 388\u2013397","DOI":"10.1007\/3-540-48405-1_25"},{"key":"5106_CR8","unstructured":"Wu K, Karri R, Kuznetsov G, Goessel M (2004) Low Cost Concurrent Error Detection for the Advances Encryption Standard. Proc. Int\u2019l Test Conference, pp 1242\u20131248"},{"issue":"6","key":"5106_CR9","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1109\/TC.2006.90","volume":"55","author":"C Yen","year":"2006","unstructured":"Yen C, Wu B (2006) Simple Error Detection Methods for Hardware Implementation of Advanced Encryption Standard. IEEE Trans Comput 55(6):720\u2013731","journal-title":"IEEE Trans Comput"},{"issue":"4","key":"5106_CR10","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MCAS.2002.1173133","volume":"2","author":"X Zhang","year":"2002","unstructured":"Zhang X, Parhi KK (2002) Implementation Approaches for the Advanced Encryption Standard Algorithm. IEEE Circuits Syst Mag 2(4):24\u201346","journal-title":"IEEE Circuits Syst Mag"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5106-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-009-5106-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5106-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T01:57:44Z","timestamp":1559267864000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-009-5106-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6,30]]},"references-count":10,"journal-issue":{"issue":"4-5","published-print":{"date-parts":[[2009,8]]}},"alternative-id":["5106"],"URL":"https:\/\/doi.org\/10.1007\/s10836-009-5106-6","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,6,30]]}}}