{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T10:08:12Z","timestamp":1777543692447,"version":"3.51.4"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"4-5","license":[{"start":{"date-parts":[[2009,7,17]],"date-time":"2009-07-17T00:00:00Z","timestamp":1247788800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1007\/s10836-009-5108-4","type":"journal-article","created":{"date-parts":[[2009,7,16]],"date-time":"2009-07-16T05:24:03Z","timestamp":1247721843000},"page":"225-245","source":"Crossref","is-referenced-by-count":31,"title":["Fault Detection Structures of the S-boxes and the Inverse S-boxes for the Advanced Encryption Standard"],"prefix":"10.1007","volume":"25","author":[{"given":"Mehran","family":"Mozaffari-Kermani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arash","family":"Reyhani-Masoleh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2009,7,17]]},"reference":[{"key":"5108_CR1","volume-title":"Digital systems testing and testable design","author":"M Abramovici","year":"1990","unstructured":"Abramovici M, Breuer MA, Friedman AD (1990) Digital systems testing and testable design. IEEE, Piscataway"},{"key":"5108_CR2","first-page":"130","volume-title":"Proc. of DFT 2004","author":"G Bertoni","year":"2004","unstructured":"Bertoni G, Breveglieri L, Koren I, Maistri P (2004) An efficient hardware-based fault diagnosis scheme for AES: performances and cost. In: Proc. of DFT 2004. IEEE Computer Society, Los Alamitos, pp 130\u2013138"},{"issue":"4","key":"5108_CR3","doi-asserted-by":"crossref","first-page":"492","DOI":"10.1109\/TC.2003.1190590","volume":"52","author":"G Bertoni","year":"2003","unstructured":"Bertoni G, Breveglieri L, Koren I, Maistri P, Piuri V (2003) Error analysis and detection procedures for a hardware implementation of the advanced encryption standard. IEEE Trans Comput 52(4):492\u2013505 (special issue on Cryptographic Hardware and Embedded Systems)","journal-title":"IEEE Trans Comput"},{"issue":"2","key":"5108_CR4","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1007\/s001450010016","volume":"14","author":"D Boneh","year":"2001","unstructured":"Boneh D, DeMillo RA, Lipton RJ (2001) On the importance of eliminating errors in cryptographic computations. J Cryptol 14(2):101\u2013119","journal-title":"J Cryptol"},{"key":"5108_CR5","first-page":"72","volume-title":"Proc. of DFT 2005","author":"L Breveglieri","year":"2005","unstructured":"Breveglieri L, Koren I, Maistri P (2005) Incorporating error detection and online reconfiguration into a regular architecture for the advanced encryption standard. In: Proc. of DFT 2005. IEEE Computer Society, Los Alamitos, pp 72\u201380"},{"issue":"5","key":"5108_CR6","doi-asserted-by":"crossref","first-page":"635","DOI":"10.1109\/TC.2007.1015","volume":"56","author":"L Breveglieri","year":"2007","unstructured":"Breveglieri L, Koren I, Maistri P (2007) An operation-centered approach to fault detection in symmetric cryptography ciphers computers. IEEE Trans Comput 56(5):635\u2013649","journal-title":"IEEE Trans Comput"},{"key":"5108_CR7","series-title":"LNCS","first-page":"441","volume-title":"CHES 2005","author":"D Canright","year":"2005","unstructured":"Canright D (2005) A very compact S-Box for AES. In: Rao JR, Sunar B (eds) CHES 2005. LNCS, vol 3659. Springer, Heidelberg, pp 441\u2013455"},{"issue":"5","key":"5108_CR8","doi-asserted-by":"crossref","first-page":"534","DOI":"10.1109\/TC.2006.76","volume":"55","author":"GC Cardarilli","year":"2006","unstructured":"Cardarilli GC, Ottavi M, Pontarelli S, Re M, Salsano A (2006) Fault localization, error correction, and graceful degradation in radix 2 signed digit-based adders. IEEE Trans Comput 55(5):534\u2013540","journal-title":"IEEE Trans Comput"},{"key":"5108_CR9","first-page":"111","volume-title":"Proc. of DFT 2005","author":"GC Cardarilli","year":"2005","unstructured":"Cardarilli GC, Pontarelli S, Re M, Salsano A (2005) A self checking reed Solomon encoder: design and analysis. In: Proc. of DFT 2005. IEEE Computer Society, Los Alamitos, pp 111\u2013119"},{"key":"5108_CR10","unstructured":"Federal Information Processing Standards Publication \u201c197\u201d (2001) Advanced encryption standard (AES). NIST, http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf"},{"issue":"1","key":"5108_CR11","doi-asserted-by":"crossref","first-page":"1998","DOI":"10.1023\/A:1008333132366","volume":"13","author":"S Fenn","year":"1998","unstructured":"Fenn S, Gossel M, Benaissa M, Taylor D (1998) On-line error detection for bit-serial multipliers in GF(2 m ). J Electron Testing: Theory Appl 13(1):1998","journal-title":"J Electron Testing: Theory Appl"},{"key":"5108_CR12","unstructured":"George M, Alfke P (2007) Linear feedback shift registers in virtex devices. Xilinx application note 210. Available at http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp210.pdf"},{"key":"5108_CR13","unstructured":"Giraud C (2004) DFA on AES. In: 4th international conference of AES (AES 2004), pp 27\u201341"},{"issue":"4","key":"5108_CR14","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TC.2006.49","volume":"55","author":"A Hodjat","year":"2006","unstructured":"Hodjat A, Verbauwhede I (2006) Area-throughput trade-offs for fully pipelined 30 to 70 Gbits\/s AES processors. IEEE Trans Comput 55(4):366\u2013372","journal-title":"IEEE Trans Comput"},{"key":"5108_CR15","first-page":"177","volume-title":"CARDIS 2004, 153","author":"M Karpovsky","year":"2004","unstructured":"Karpovsky M, Kulikowski KJ, Taubin A (2004) Differential fault analysis attack resistant architectures for the advanced encryption standard. In: CARDIS 2004, 153. Kluwer, Toulouse, pp 177\u2013192"},{"key":"5108_CR16","doi-asserted-by":"crossref","unstructured":"Karri R, Wu K, Mishra P, Yongkook K (2001) Fault-based side-channel cryptanalysis tolerant Rijndael symmetric block cipher architecture. In: Proc. of DFT 2001, pp 418\u2013426","DOI":"10.1109\/DFTVS.2001.966796"},{"key":"5108_CR17","doi-asserted-by":"crossref","unstructured":"Malkin TG, Standaert F-X, Yung M (2006) A comparative cost\/security analysis of fault attack countermeasures. In: Proc. of FDTC 2006, pp 159\u2013172","DOI":"10.1007\/11889700_15"},{"issue":"4","key":"5108_CR18","doi-asserted-by":"crossref","first-page":"483","DOI":"10.1109\/TC.2003.1190589","volume":"52","author":"S Mangard","year":"2003","unstructured":"Mangard S, Aigner M, Dominikus S (2003) A highly regular and scalable AES hardware architecture. IEEE Trans Comput 52(4):483\u2013491","journal-title":"IEEE Trans Comput"},{"key":"5108_CR19","series-title":"LNCS","first-page":"157","volume-title":"CHES 2005","author":"S Mangard","year":"2005","unstructured":"Mangard S, Pramstaller N, Oswald E (2005) Successfully attacking masked AES hardware implementations. In: Rao JR, Sunar B (eds) CHES 2005. LNCS, vol 3659. Springer, Heidelberg, pp 157\u2013171"},{"issue":"9","key":"5108_CR20","doi-asserted-by":"crossref","first-page":"1104","DOI":"10.1109\/TC.2006.143","volume":"55","author":"Y Monnet","year":"2006","unstructured":"Monnet Y, Renaudin M, Leveugle R (2006) Designing resistant circuits against malicious faults injection using asynchronous logic. IEEE Trans Comput 55(9):1104\u20131115","journal-title":"IEEE Trans Comput"},{"key":"5108_CR21","unstructured":"Mozaffari-Kermani M (2007) Fault detection schemes for high performance VLSI implementations of the advanced encryption standard. M.E.Sc. thesis, Department of Electrical and Computer Engineering, The University of Western Ontario, London, Ontario, Canada. Available at: http:\/\/publish.uwo.ca\/~mmozaff\/Thesis.pdf"},{"key":"5108_CR22","first-page":"572","volume-title":"Proc. of DFT 2006","author":"M Mozaffari-Kermani","year":"2006","unstructured":"Mozaffari-Kermani M, Reyhani-Masoleh A (2006) Parity-based fault detection architecture of S-box for advanced encryption standard. In: Proc. of DFT 2006. IEEE Computer Society, Los Alamitos, pp 572\u2013580"},{"issue":"9","key":"5108_CR23","doi-asserted-by":"crossref","first-page":"1089","DOI":"10.1109\/TC.2006.147","volume":"55","author":"A Reyhani-Masoleh","year":"2006","unstructured":"Reyhani-Masoleh A, Hasan MA (2006) Fault detection architectures for field multiplication using polynomial bases. IEEE Trans Comput 55(9):1089\u20131103","journal-title":"IEEE Trans Comput"},{"key":"5108_CR24","unstructured":"Rijmen V (2000) Efficient implemenation of the Rijndael S-box. Available at: http:\/\/www.iaik.tugraz.at\/RESEARCH\/krypto\/AES\/old\/~rijmen\/rijndael\/sbox.pdf"},{"key":"5108_CR25","doi-asserted-by":"crossref","unstructured":"Rudra A, Dubey PK, Jutla CS, Kumar V, Rao JR, Rohatgi P (2001) Efficient Rijndael encryption implementation with composite field arithmetic. In: Proc. of CHES 2001, pp 171\u2013184","DOI":"10.1007\/3-540-44709-1_16"},{"key":"5108_CR26","unstructured":"Satoh A, Morioka S (2002) An optimized S-Box circuit architecture for low power AES design. In: Proc. of CHES 2002, LNCS, vol 2523, pp 172\u2013186"},{"key":"5108_CR27","doi-asserted-by":"crossref","unstructured":"Satoh A, Morioka S, Takano K, Munetoh S (2001) A compact Rijndael hardware architecture with S-Box optimization. In: Boyd C (ed) ASIACRYPT 2001. LNCS, vol 2248, pp 239\u2013254","DOI":"10.1007\/3-540-45682-1_15"},{"key":"5108_CR28","unstructured":"Skorobogatov SP, Anderson RJ (2002) Optical fault induction attacks. In: Proc. of CHES 2002, pp 2\u201312"},{"key":"5108_CR29","series-title":"LNCS","first-page":"334","volume-title":"CHES 2003","author":"FX Standaert","year":"2003","unstructured":"Standaert FX, Rouvroy G, Quisquater JJ, Legat JD (2003) Efficient implementation of Rijndael encryption in reconfigurable hardware: improvements and design tradeoffs. In: Walter CD, Ko\u00e7 \u00c7K, Paar C (eds) CHES 2003. LNCS, vol 2779. Springer, Heidelberg, pp 334\u2013350"},{"key":"5108_CR30","unstructured":"Trichina E (2003) Combinational logic design for AES subbyte transformation on masked data. In: Cryptology eprint archive: Report 2003\/236, IACR, ( http:\/\/eprint.iacr.org\/ ), Report 2003\/236"},{"key":"5108_CR31","first-page":"43","volume-title":"Automata studies","author":"J Neumann Von","year":"1956","unstructured":"Von Neumann J (1956) Probabilistic logics and synthesis of reliable organizms from unreliable components. In: Automata studies. Princeton Univ. Press, Princeton, pp 43\u201398"},{"key":"5108_CR32","series-title":"LNCS","first-page":"67","volume-title":"CT-RSA 2002","author":"J Wolkerstorfer","year":"2002","unstructured":"Wolkerstorfer J, Oswald E, Lamberger M (2002) An ASIC implementation of the AES SBoxes. In: Preneel B (ed) CT-RSA 2002. LNCS, vol 2271. Springer, Heidelberg, pp 67\u201378"},{"key":"5108_CR33","doi-asserted-by":"crossref","unstructured":"Wu K, Karri R, Kuznetsov G, Goessel M (2004) Low cost concurrent error detection for the advanced encryption standard. In: Proc. of international test conference 2004, pp 1242\u20131248","DOI":"10.1109\/TEST.2004.1387397"},{"issue":"6","key":"5108_CR34","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1109\/TC.2006.90","volume":"55","author":"CH Yen","year":"2006","unstructured":"Yen CH, Wu BF (2006) Simple error detection methods for hardware implementation of advanced encryption standard. IEEE Trans Comput 55(6):720\u2013731","journal-title":"IEEE Trans Comput"},{"issue":"9","key":"5108_CR35","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","volume":"12","author":"X Zhang","year":"2004","unstructured":"Zhang X, Parhi KK (2004) High-speed VLSI architectures for the AES algorithm. IEEE Trans VLSI Syst 12(9):957\u2013967","journal-title":"IEEE Trans VLSI Syst"},{"issue":"7","key":"5108_CR36","doi-asserted-by":"crossref","first-page":"1079","DOI":"10.1109\/4.597298","volume":"32","author":"R Zimmermann","year":"1997","unstructured":"Zimmermann R, Fichtner W (1997) Low-power logic styles: CMOS versus pass-transistor logic. IEEE J Solid-State Circuits 32(7):1079\u20131090","journal-title":"IEEE J Solid-State Circuits"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5108-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-009-5108-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5108-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T01:57:44Z","timestamp":1559267864000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-009-5108-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7,17]]},"references-count":36,"journal-issue":{"issue":"4-5","published-print":{"date-parts":[[2009,8]]}},"alternative-id":["5108"],"URL":"https:\/\/doi.org\/10.1007\/s10836-009-5108-4","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,7,17]]}}}