{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T08:16:47Z","timestamp":1648541807874},"reference-count":12,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T00:00:00Z","timestamp":1259625600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1007\/s10836-009-5118-2","type":"journal-article","created":{"date-parts":[[2009,12,8]],"date-time":"2009-12-08T15:28:40Z","timestamp":1260286120000},"page":"301-308","source":"Crossref","is-referenced-by-count":0,"title":["Utilizing On-chip Resources for Testing Embedded Mixed-signal Cores"],"prefix":"10.1007","volume":"25","author":[{"given":"Carsten","family":"Wegener","sequence":"first","affiliation":[]},{"given":"Heinz","family":"Mattes","sequence":"additional","affiliation":[]},{"given":"Stephane","family":"Kirmser","sequence":"additional","affiliation":[]},{"given":"Frank","family":"Demmerle","sequence":"additional","affiliation":[]},{"given":"Sebastian","family":"Sattler","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,12,9]]},"reference":[{"issue":"3","key":"5118_CR1","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1049\/ip-cdt:20045068","volume":"152","author":"K Chakrabarty","year":"2005","unstructured":"Chakrabarty K (2005) Low-cost modular testing and test resource partitioning for SOCs. IEE Proc, Comput Digit Tech 152(3):427\u2013441","journal-title":"IEE Proc, Comput Digit Tech"},{"key":"5118_CR2","doi-asserted-by":"crossref","unstructured":"Erdogan ES, Ozev S (2007) An ADC-BiST scheme using sequential code analysis. In: Proc. DATE, conf. on design, automation and test in Europe, pp 1\u20136","DOI":"10.1109\/DATE.2007.364679"},{"key":"5118_CR3","unstructured":"Garcia R (2003) Redefining cost of test in an SOC world. In: EE-Evaluation engineering. Nelson, Jonesville. http:\/\/archive.evaluationengineering.com\/archive\/articles\/0603ic.htm"},{"key":"5118_CR4","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/MIM.2005.8465942","volume":"8","author":"R Kramer","year":"2005","unstructured":"Kramer R (2005) Test throughput for mixed-signal devices. IEEE Instrum Meas Mag 8:12\u201315","journal-title":"IEEE Instrum Meas Mag"},{"key":"5118_CR5","unstructured":"Kramer R, Proskauer D (2005) ATE implementations for multisite device test. In: EE-Evaluation engineering. Nelson, Jonesville. http:\/\/archive.evaluationengineering.com\/archive\/articles\/0705\/0705ate_implementations.asp"},{"key":"5118_CR6","doi-asserted-by":"crossref","unstructured":"Kundu S, Mak TM, Galivanche R (2004) Trends in manufacturing test methods and their implications. In: Proc. ITC, int. test conf., pp 679\u2013687","DOI":"10.1109\/TEST.2004.1387329"},{"key":"5118_CR7","unstructured":"Lee K-J, Chu C-Y, Hong Y-T (2005) An embedded processor based SOC test platform. In: Proc. ISCAS, int. symp. on circuits and systems, pp 2983\u20132986"},{"key":"5118_CR8","doi-asserted-by":"crossref","unstructured":"Nikila K, Parekhji RA (2004) DFT for test optimisations in a complex mixed-signal SOC\u2014case study on TI\u2019s TNETD7300 ADSL modem device. In: Proc ITC, int. test conf., pp 773\u2013782","DOI":"10.1109\/TEST.2004.1387340"},{"key":"5118_CR9","unstructured":"Teradyne Inc (2007) Teradyne showcases J750Ex and UltraFLEX at SEMICON China. In: Press release, 19 March 2007"},{"key":"5118_CR10","volume-title":"IEEE Std. 1149.1","author":"Test Technology Technical Committee","year":"2001","unstructured":"Test Technology Technical Committee (2001) Standard test access port and boundary-scan architecture. In: IEEE Std. 1149.1. IEEE Computer Society, Piscataway"},{"key":"5118_CR11","volume-title":"IEEE Std. 1500","author":"Test Technology Technical Committee","year":"2005","unstructured":"Test Technology Technical Committee (2005) Standard for embedded core test (SECT). In: IEEE Std. 1500. IEEE Computer Society, Piscataway"},{"key":"5118_CR12","unstructured":"Zivkovic V, Schat J, Seuren G, van\u00a0der Heyden F (2006) A generic infrastructure for testing SoC\u2019s with mixed-signal\/RF modules. In: Proc. IMSTW, int. mixed-signals testing workshop, Edinburgh, UK, 23\u201326 June 2006"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5118-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-009-5118-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5118-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T21:57:44Z","timestamp":1559253464000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-009-5118-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":12,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2009,12]]}},"alternative-id":["5118"],"URL":"https:\/\/doi.org\/10.1007\/s10836-009-5118-2","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,12]]}}}