{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T07:07:57Z","timestamp":1648969677338},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2010,1,6]],"date-time":"2010-01-06T00:00:00Z","timestamp":1262736000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1007\/s10836-009-5123-5","type":"journal-article","created":{"date-parts":[[2010,1,4]],"date-time":"2010-01-04T23:57:36Z","timestamp":1262649456000},"page":"59-71","source":"Crossref","is-referenced-by-count":5,"title":["Calibration and Test Time Reduction Techniques for Digitally-Calibrated Designs: an ADC Case Study"],"prefix":"10.1007","volume":"26","author":[{"given":"Hsiu-Ming Sherman","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuan-Yu","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwang-Ting Tim","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,1,6]]},"reference":[{"key":"5123_CR1","unstructured":"Chang H-M, Cheng K-T (2009) TAC: Testing time reduction for digitally-calibrated designs. In: Proc. of 15th IEEE international mixed-signals, sensors, and systems test workshop (IMS3TW), June 2009"},{"key":"5123_CR2","unstructured":"Chang H-M, Lin M-S, Cheng K-T (2008) Digitally-assisted analog\/RF testing for mixed-signal SoCs. In: Proc of Asian Test Symp (ATS), Nov. 2008"},{"key":"5123_CR3","doi-asserted-by":"crossref","unstructured":"Chang H-M, Chen C-H, Lin K-Y, Cheng K-T (2009) Calibration and testing time reduction techniques for a digitally-calibrated pipelined ADC. In: Proc of VLSI Test Symp (VTS), May 2009","DOI":"10.1109\/VTS.2009.48"},{"key":"5123_CR4","unstructured":"Chang H-M, Lin K-Y, Chen C-H, Cheng K-T (2009) A built-in self calibration scheme for pipelined ADCs. In: Proc of 10th Intl Symp Of Quality Electronics Design (ISQED), March 2009"},{"key":"5123_CR5","unstructured":"Chiu Y (2008) Recent advances in digital-domain background calibration techniques for multistep analog-to-digital converters. In: Proc of 9th IEEE international conference on solid-state and integrated-circuit technology (ICSICT\u201908), Beijing, 2008"},{"key":"5123_CR6","doi-asserted-by":"crossref","unstructured":"Chiu Y, Tsang CW, Nikolic B, Gray PR (2004) Least mean square adaptive digital background calibration of pipelined analog-to-digital converters. IEEE Trans Circuits Syst\u2014I. Regular papers 51(1), January 2004","DOI":"10.1109\/TCSI.2003.821306"},{"issue":"11","key":"5123_CR7","doi-asserted-by":"crossref","first-page":"2434","DOI":"10.1109\/JSSC.2008.2005453","volume":"43","author":"K Defr\u00eane","year":"2008","unstructured":"Defr\u00eane K, Boos Z, Weigel R (2008) Digital adaptive IIP2 calibration scheme for CMOS downconversion mixers. IEEE J Solid-State Circuits 43(11):2434\u20132445","journal-title":"IEEE J Solid-State Circuits"},{"issue":"5","key":"5123_CR8","doi-asserted-by":"crossref","first-page":"1210","DOI":"10.1109\/JSSC.2006.872735","volume":"41","author":"J Deng","year":"2006","unstructured":"Deng J, Gudem PS, Larson LE, Kimball DF, Asbeck PM (2006) A SiGe PA with dual dynamic bias control and memoryless digital predistortion for WCDMA handset applications. IEEE J Solid-State Circuits (JSSC) 41(5):1210\u20131221","journal-title":"IEEE J Solid-State Circuits (JSSC)"},{"issue":"2","key":"5123_CR9","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/JSSC.2002.807407","volume":"38","author":"L Der","year":"2003","unstructured":"Der L, Razavi B (2003) A 2-GHz CMOS image-reject receiver with LMS calibration. IEEE J Solid-State Circuits 38(2):167\u2013175","journal-title":"IEEE J Solid-State Circuits"},{"key":"5123_CR10","doi-asserted-by":"crossref","unstructured":"Harris RW, Chabries DM, Bishop FA (1986) A variable step (VS) adaptive algorithm. IEEE Trans Acoustics, Speech, and Signal Process ASSP-34(2), April 1986","DOI":"10.1109\/TASSP.1986.1164814"},{"key":"5123_CR11","volume-title":"Adaptive filter theory","author":"S Haykin","year":"2001","unstructured":"Haykin S (2001) Adaptive filter theory, 4th edn. Prentice-Hall, NJ","edition":"4"},{"key":"5123_CR12","doi-asserted-by":"crossref","unstructured":"Huang J-L, Ong C-K, Cheng K-T (2000) A BIST scheme for On-Chip ADC and DAC testing. In: Proc of design, automation and test in Europe (DATE), April 2000","DOI":"10.1145\/343647.343762"},{"key":"5123_CR13","doi-asserted-by":"crossref","unstructured":"Kim B, Fu Z, Abraham JA (2007) Transformer-coupled loopback test for differential mixed-signal specifications. In: Proc of VLSI Test Symp (VTS), May 2007","DOI":"10.1109\/VTS.2007.82"},{"key":"5123_CR14","unstructured":"Kwong RH, Johnson EW (1992) A variable step size LMS algorithm. IEEE Trans Signal Process (40)7, July 1992"},{"issue":"5","key":"5123_CR15","doi-asserted-by":"crossref","first-page":"1047","DOI":"10.1109\/JSSC.2005.845986","volume":"40","author":"H-C Liu","year":"2005","unstructured":"Liu H-C, Lee Z-M, Wu J-T (2005) A 15-b 40-MS\/s CMOS pipelined analog-to-digital converter with digital background calibration. IEEE J Solid-State Circuits 40(5):1047\u20131056","journal-title":"IEEE J Solid-State Circuits"},{"key":"5123_CR16","unstructured":"Liu W, Chang Y, Hsien S-K, Chen B-W, Lee Y-P, Chen W-T, Yang T-Y, Ma G-K, Chiu Y (2009) A 600MS\/s 30\u00a0mW 0.13\u00a0um CMOS ADC array achieving over 60\u00a0dB SFDR with adaptive digital equalization. In: IEEE international solid-state circuits conference, (ISSCC), San Francisco"},{"issue":"12","key":"5123_CR17","doi-asserted-by":"crossref","first-page":"2040","DOI":"10.1109\/JSSC.2003.819167","volume":"38","author":"B Murmann","year":"2003","unstructured":"Murmann B, Boser BE (2003) A 12-bit 75-MS\/s pipelined ADC using open-Loop residue amplification. IEEE J Solid-State Circuits 38(12):2040\u20132050","journal-title":"IEEE J Solid-State Circuits"},{"key":"5123_CR18","doi-asserted-by":"crossref","unstructured":"Park J, Shin H, Abraham JA (2008) Parallel loopback test of mixed-signal circuits. In: Proc of VLSI Test Symp (VTS), May 2008","DOI":"10.1109\/VTS.2008.53"},{"issue":"3","key":"5123_CR19","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1109\/TCSII.2005.858750","volume":"53","author":"RB Staszewski","year":"2006","unstructured":"Staszewski RB, Wallberg J, Hung C-H, Feygin G, Entezari M, Leipold D (2006) LMS-based calibration of an RF digitally controlled oscillator for mobile phones. IEEE Trans Circuits and Systems\u2014II Express Briefs 53(3):225\u2013229","journal-title":"IEEE Trans Circuits and Systems\u2014II Express Briefs"},{"key":"5123_CR20","doi-asserted-by":"crossref","unstructured":"Tsang C, Chiu Y, Vanderhaegen J, Hoyos S, Chen C, Brodersen R, Nikoli\u0107 B (2008) Background ADC calibration in digital domain. In: Proc IEEE custom integrated circuits conference (CICC), pp 301\u2013304, Sept. 2008","DOI":"10.1109\/CICC.2008.4672081"},{"key":"5123_CR21","doi-asserted-by":"crossref","unstructured":"Variyam PN, Cherubal S, Chatterjee A (2002) Prediction of analog performance parameters using fast transient testing. IEEE Trans Comput-Aided Des Integr Circuits Syst 20(3), March 2002","DOI":"10.1109\/43.986428"},{"key":"5123_CR22","doi-asserted-by":"crossref","unstructured":"Voorakaranam R, Akbay SS, Bhattacharya S, Cherubal S, Chatterjee A (2007) Signature testing of analog and RF circuits: algorithms and methodology. IEEE Trans Circuits and Systems\u2014I: Regular Paper 54(5), May 2007","DOI":"10.1109\/TCSI.2007.895531"},{"key":"5123_CR23","unstructured":"Wang X, Hurst PJ, Lewis SH (2004) A 12-Bit 20-Msample\/s pipelined analog-to-digital converter with nested digital background calibration. IEEE J of Solid-State Circuits 39(11), Nov. 2004"},{"key":"5123_CR24","unstructured":"Wang P-Y, Zhan J-H, Chang H-H, Hsieh B-Y (2008) An analog enhanced all digital RF fractional-N PLL with self-calibrated capability. In: Proc IEEE custom integrated circuits conference (CICC), pp 749\u2013752, Sept. 2008"},{"key":"5123_CR25","unstructured":"Xing H, Jiang H, Chen D, Geiger R (2007) A fully digital-compatible BIST strategy for ADC linearity testing. In: Proc of IEEE international test conference (ITC)"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5123-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-009-5123-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5123-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T21:57:44Z","timestamp":1559253464000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-009-5123-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1,6]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2010,2]]}},"alternative-id":["5123"],"URL":"https:\/\/doi.org\/10.1007\/s10836-009-5123-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1,6]]}}}