{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T23:01:36Z","timestamp":1648940496272},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,1,6]],"date-time":"2010-01-06T00:00:00Z","timestamp":1262736000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1007\/s10836-009-5135-1","type":"journal-article","created":{"date-parts":[[2010,1,5]],"date-time":"2010-01-05T04:06:02Z","timestamp":1262664362000},"page":"151-164","source":"Crossref","is-referenced-by-count":3,"title":["RTL DFT Techniques to Enhance Defect Coverage for Functional Test Sequences"],"prefix":"10.1007","volume":"26","author":[{"given":"Hongxia","family":"Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideo","family":"Fujiwara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,1,6]]},"reference":[{"key":"5135_CR1","doi-asserted-by":"crossref","unstructured":"Ahmed N, Tehranipoor M, Jayaram V (2006) Timing-based delay test for screening small delay defects. In: Design automation conference, pp 320\u2013325","DOI":"10.1145\/1146909.1146993"},{"key":"5135_CR2","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/54.867892","volume":"17","author":"C Aktouf","year":"2000","unstructured":"Aktouf C, Fleury H, Robach C (2000) Inserting scan at the behavioral level. IEEE Des Test Comput 17:34\u201342","journal-title":"IEEE Des Test Comput"},{"key":"5135_CR3","volume-title":"Essentials of electronic testing","author":"ML Bushnell","year":"2000","unstructured":"Bushnell ML, Agrawal VD (2000) Essentials of electronic testing. Kluwer Academic, Norwell"},{"key":"5135_CR4","unstructured":"Cho KY, Mitra S, McCluskey EJ (2005) Gate exhaustive testing. In: International test conference, pp 771\u2013777"},{"key":"5135_CR5","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/54.867894","volume":"17","author":"F Corno","year":"2000","unstructured":"Corno F, Reorda MS, Squillero G (2000) RT-level ITC\u201999 benchmarks and first ATPG result. IEEE Des Test Comput 17:44\u201353","journal-title":"IEEE Des Test Comput"},{"key":"5135_CR6","unstructured":"Dey S, Potkonjak M (1994) Non-scan design-for-testability of RT- level data paths. In: International conference on computer-aided design, pp 640\u2013645"},{"key":"5135_CR7","unstructured":"Drako D, Cohen P (1998) HDL verification coverage. In: Integrated system design"},{"key":"5135_CR8","doi-asserted-by":"crossref","unstructured":"Fang H, Chakrabarty K, Jas A, Patil S, Trimurti C (2009) RT-level deviation-based grading of functional test sequences. In: VLSI test symposium, pp 264\u2013269","DOI":"10.1109\/VTS.2009.12"},{"key":"5135_CR9","doi-asserted-by":"crossref","first-page":"1535","DOI":"10.1109\/TCAD.2008.927757","volume":"27","author":"H Fujiwara","year":"2008","unstructured":"Fujiwara H, Iwata H, Yoneda T, Ooi Y (2008) A nonscan design-for- testability method for register-transfer-level circuits to guarantee linear- depth time expansion models. IEEE Trans Comput-aided Des Integr Circuits Syst 27:1535\u20131544","journal-title":"IEEE Trans Comput-aided Des Integr Circuits Syst"},{"key":"5135_CR10","unstructured":"Gangaram V, Bhan D, Caldwell JK (2006) Functional test selection using dynamic untestability analysis. In: Internaltional workshop on microprocessor test and verification"},{"key":"5135_CR11","doi-asserted-by":"crossref","unstructured":"Gatej J et al (2002) Evaluating ATE features in terms of test escape rates and other cost of test culprits. In: International test conference, pp 1040\u20131049","DOI":"10.1109\/TEST.2002.1041860"},{"key":"5135_CR12","unstructured":"Ghosh I, Fujita M (1999) Automatic test pattern generation for functional RTL circuits using assignment decision diagrams. In: Design automation conference, pp 43\u201348"},{"key":"5135_CR13","doi-asserted-by":"crossref","unstructured":"Ghosh I, Raghunathan A, Jha NK (1995) Design for hierarchical testability of RTL circuits obtained by behavioral synthesis. In: IEEE international conference on computer design, pp 173\u2013179","DOI":"10.1109\/ICCD.1995.528807"},{"key":"5135_CR14","doi-asserted-by":"crossref","first-page":"706","DOI":"10.1109\/43.712102","volume":"17","author":"I Ghosh","year":"1998","unstructured":"Ghosh I, Raghunathan A, Jha NK (1998) A design for testability technique for RTL circuits using control\/dataflow extraction. IEEE Trans Comput-aided Des Integr Circuits Syst 17:706\u2013723","journal-title":"IEEE Trans Comput-aided Des Integr Circuits Syst"},{"key":"5135_CR15","unstructured":"Goloubeva O, Jervan G, Peng Z, Reorda MS, Violante M (2002) High-level and hierarchical test sequence generation. In: HLDVT, pp 169\u2013174"},{"key":"5135_CR16","doi-asserted-by":"crossref","unstructured":"Grossman JP, Salmon JK, Ho CR, Ierardi DJ, Towles B, Batson B, Spengler J, Wang SC, Mueller R, Theobald M, Young C, Gagliardo J, Deneroff MM, Dror RO, Shaw DE (2008) Hierarchical simulation-based verification of Anton, a special-purpose parallel machine. In: IEEE international conference on computer design, pp 340\u2013347","DOI":"10.1109\/ICCD.2008.4751883"},{"key":"5135_CR17","unstructured":"Guo R, Mitra S, Amyeen E, Lee J, Sivaraj S, Venkataraman S (2006) Evaluation of test metrics: Stuck-at, bridge coverage estimate and gate exhaustive. In: VLSI test symposium, pp 66\u201371"},{"key":"5135_CR18","unstructured":"Guzey O, Wang L-C (2007) Coverage-directed test generation through automatic constraint extraction. In: HLDVT, pp 151\u2013158"},{"key":"5135_CR19","doi-asserted-by":"crossref","unstructured":"Hosokawa T, Inoue R, Fujiwara H (2007) Fault-dependent\/independent test generation methods for state observable FSMs. In: Asian test symposium, pp 275\u2013280","DOI":"10.1109\/ATS.2007.59"},{"key":"5135_CR20","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1023\/A:1014949727553","volume":"18","author":"Y Huang","year":"2002","unstructured":"Huang Y, Tsai C-C, Mukherjee N, Samman O, Cheng W-T, Reddy SM (2002) Synthesis of scan chains for netlist descriptions at RT-level. Journal of Electronic Testing: Theory and Applications (JETTA) 18:189\u2013201","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"key":"5135_CR21","doi-asserted-by":"crossref","unstructured":"Inoue R, Hosokawa T, Fujiwara H (2008) A test generation method for state-observable FSMs to increase defect coverage under the test length constraint. In: Asian test symposium, pp 27\u201334","DOI":"10.1109\/ATS.2008.32"},{"key":"5135_CR22","doi-asserted-by":"crossref","unstructured":"Kang J, Seth SC, Gangaram V (2007) Efficient RTL coverage metric for functional test selection. In: VLSI test symposium, pp 318\u2013324","DOI":"10.1109\/VTS.2007.30"},{"key":"5135_CR23","unstructured":"Kim H, Hayes JP (1998) High-coverage ATPG for datapath circuits with unimplemented blocks. In: International test conference, pp 577\u2013586"},{"key":"5135_CR24","doi-asserted-by":"crossref","unstructured":"Lin X et al (2006) Timing-aware atpg for high quality at-speed testing of small delay defects. In: Asian test symposium, pp 139\u2013146","DOI":"10.1109\/ATS.2006.261012"},{"key":"5135_CR25","doi-asserted-by":"crossref","unstructured":"Lv T, Li H, Li X (2009) Automatic selection of internal observation signals for design verification. In: VLSI test symposium, pp 203\u2013208","DOI":"10.1109\/VTS.2009.21"},{"key":"5135_CR26","unstructured":"Mao W, Gulati RK (1996) Improving gate level fault coverage by RTL fault grading. In: International test conference, pp 150\u2013159"},{"key":"5135_CR27","doi-asserted-by":"crossref","unstructured":"Mathaikutty DA, Ahuja S, Dingankar A, Shukla S (2007) Model-driven test generation for system level validation. In: HLDVT, pp 83\u201390","DOI":"10.1109\/HLDVT.2007.4392792"},{"key":"5135_CR28","doi-asserted-by":"crossref","unstructured":"Maxwell PC, Hartanto I, Bentz L (2000) Comparing functional and structural tests. In: International test conference, pp 400\u2013407","DOI":"10.1109\/TEST.2000.894231"},{"key":"5135_CR29","volume-title":"VHDL: analysis and modeling of digital systems","author":"Z Navabi","year":"1997","unstructured":"Navabi Z (1997) VHDL: analysis and modeling of digital systems. McGraw-Hill, Hightstown"},{"key":"5135_CR30","doi-asserted-by":"crossref","unstructured":"Norwood RB, McCluskey EJ (1996) Orthogonal scan: low overhead scan for data paths. In: International test conference, pp 659\u2013668","DOI":"10.1109\/TEST.1996.557123"},{"key":"5135_CR31","doi-asserted-by":"crossref","unstructured":"Ravi S, Jha NK (2001) Fast test generation for circuits with RTL and gate-level views. In: International test conference, pp 1068\u20131077","DOI":"10.1109\/TEST.2001.966733"},{"key":"5135_CR32","doi-asserted-by":"crossref","unstructured":"Rearick J, Rodgers R (2005) Calibrating clock stretch during AC scan testing. In: International test conference, pp 266\u2013273","DOI":"10.1109\/TEST.2005.1583984"},{"key":"5135_CR33","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1023\/A:1012223614418","volume":"17","author":"MB Santos","year":"2001","unstructured":"Santos MB, Goncalves FM, Teixeira IC, Teixeira JP (2001) RTL-based functional test generation for high defects coverage in digital systems. Journal of Electronic Testing: Theory and Applications (JETTA) 17:311\u2013319","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"key":"5135_CR34","doi-asserted-by":"crossref","unstructured":"Thaker PA, Agrawal VD, Zaghloul ME (1999) Validation vector grade (VVG): a new coverage metric for validation and test. In: VLSI test symposium, pp 182\u2013188","DOI":"10.1109\/VTEST.1999.766663"},{"key":"5135_CR35","unstructured":"Thaker PA, Agrawal VD, Zaghloul ME (2000) Register-transfer level fault modeling and test evaluationtechniques for VLSI circuits. In: International test conference, pp 940\u2013949"},{"key":"5135_CR36","doi-asserted-by":"crossref","unstructured":"Vij AK (2002) Good scan=good quality level? well, it depends.... In: International test conference, p 1195","DOI":"10.1109\/TEST.2002.1041902"},{"key":"5135_CR37","doi-asserted-by":"crossref","unstructured":"Wada H, Masuzawa T, Saluja KK, Fujiwara H (2000) Design for strong testability of RTL data paths to provide complete fault efficiency. In: IEEE international conference on VLSI design, pp 300\u2013305","DOI":"10.1109\/ICVD.2000.812625"},{"key":"5135_CR38","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1109\/TCAD.2007.907228","volume":"27","author":"Z Wang","year":"2008","unstructured":"Wang Z, Chakrabarty K (2008) Test-quality\/cost optimization using output-deviation-based reordering of test patterns. IEEE Trans Comput-aided Des Integr Circuits Syst 27:352\u2013365","journal-title":"IEEE Trans Comput-aided Des Integr Circuits Syst"},{"key":"5135_CR39","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/TCAD.2008.2009166","volume":"29","author":"Z Wang","year":"2009","unstructured":"Wang Z, Fang H, Chakrabarty K, Bienek M (2009) Deviation-based LFSR reseeding for test-data compression. IEEE Trans Comput-aided Des Integr Circuits Syst 29:259\u2013271","journal-title":"IEEE Trans Comput-aided Des Integr Circuits Syst"},{"key":"5135_CR40","doi-asserted-by":"crossref","unstructured":"Yogi N, Agrawal VD (2006) Spectral RTL test generation for gate-level stuck-at faults. In: Asian test symposium, pp 83\u201388","DOI":"10.1109\/ATS.2006.260997"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5135-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-009-5135-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-009-5135-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T21:57:45Z","timestamp":1559253465000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-009-5135-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1,6]]},"references-count":40,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,4]]}},"alternative-id":["5135"],"URL":"https:\/\/doi.org\/10.1007\/s10836-009-5135-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1,6]]}}}