{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T18:07:28Z","timestamp":1649095648145},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,2,4]],"date-time":"2010-02-04T00:00:00Z","timestamp":1265241600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1007\/s10836-010-5142-2","type":"journal-article","created":{"date-parts":[[2010,2,3]],"date-time":"2010-02-03T11:46:00Z","timestamp":1265197560000},"page":"165-176","source":"Crossref","is-referenced-by-count":8,"title":["Search State Compatibility Based Incremental Learning Framework and Output Deviation Based X-filling for Diagnostic Test Generation"],"prefix":"10.1007","volume":"26","author":[{"given":"Maheshwar","family":"Chandrasekar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikhil P.","family":"Rahagude","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,2,4]]},"reference":[{"key":"5142_CR1","doi-asserted-by":"crossref","unstructured":"Badereddine N et al (2006) Minimizing peak power consumption during scan testing: test pattern modification with X filling heuristics. In: Design and test of integrated systems in nanoscale technology, pp 359\u2013364","DOI":"10.1109\/DTIS.2006.1708693"},{"key":"5142_CR2","unstructured":"Brglez F, Fujiwara H (1985) A neutral netlist of 10 combinational benchmark designs and a special translator in fortran. In: International symposium on circuits and systems, pp 695\u2013698"},{"key":"5142_CR3","doi-asserted-by":"crossref","unstructured":"Brglez F, Bryan D, Kozminski K (1989) Combinational profiles of sequential benchmark circuits. In: International symposium on circuits and systems, pp 1929\u20131934","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"5142_CR4","doi-asserted-by":"crossref","unstructured":"Camurati P et al (1990) Diagnosis oriented test pattern generation. In: European design automation conference, pp 470\u2013474","DOI":"10.1109\/EDAC.1990.136693"},{"key":"5142_CR5","doi-asserted-by":"crossref","unstructured":"Camurati P et al (1990) A diagnostic test pattern generation algorithm. In: International test conference, pp 52\u201358","DOI":"10.1109\/TEST.1990.114000"},{"key":"5142_CR6","doi-asserted-by":"crossref","unstructured":"Chandrasekar M, Hsiao M (2009) Diagnostic test generation for silicon diagnosis with an incremental learning framework based on search state compatibility. In: High level design validation and test workshop, pp 68\u201375","DOI":"10.1109\/HLDVT.2009.5340172"},{"key":"5142_CR7","doi-asserted-by":"crossref","unstructured":"Corno F, Sonza Reorda M, Squillero G (2000) RT-level ITC 99 benchmarks and first ATPG results. In: IEEE design and test of computers, vol 17(3), July\u2013Sept, pp 44\u201353","DOI":"10.1109\/54.867894"},{"key":"5142_CR8","unstructured":"Giraldi J et al (1991) EST: the new frontier in ATPG. In: Design automation conference, pp 667\u2013672"},{"issue":"3","key":"5142_CR9","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","volume":"30","author":"P Goel","year":"1981","unstructured":"Goel P (1981) An implicit enumeration algorithm to generate tests for combinational logic circuits. IEEE Trans Comput C-30(3):215\u2013222","journal-title":"IEEE Trans Comput C-"},{"key":"5142_CR10","doi-asserted-by":"crossref","unstructured":"Gruning T et al (1991) DIATEST: a fast diagnostic test pattern generator for combinational circuits. In: International conference on computer-aided design, pp 194\u2013197","DOI":"10.1109\/ICCAD.1991.185229"},{"key":"5142_CR11","doi-asserted-by":"crossref","unstructured":"Hamzaoglu I et al (1998) New techniques for deterministic test pattern generation. In: VLSI test symposium, pp 446\u2013452","DOI":"10.1109\/VTEST.1998.670910"},{"key":"5142_CR12","doi-asserted-by":"crossref","unstructured":"Hartanto I et al (1996) Diagnostic fault equivalence identification using redundancy information and structural analysis. In: International test conference, pp 294\u2013302","DOI":"10.1109\/TEST.1996.556974"},{"key":"5142_CR13","doi-asserted-by":"crossref","unstructured":"Hartanto I et al (1997) Diagnostic test pattern generation for sequential circuits. In: VLSI test symposium, pp 196\u2013202","DOI":"10.1109\/VTEST.1997.600264"},{"key":"5142_CR14","doi-asserted-by":"crossref","unstructured":"Kavousianos X, Chakrabarty K (2009) Generation of compact test sets with high defect coverage. In: Design, automation and test in Europe, pp 1130\u20131135","DOI":"10.1109\/DATE.2009.5090833"},{"issue":"12","key":"5142_CR15","doi-asserted-by":"crossref","first-page":"1377","DOI":"10.1109\/TCAD.2002.804386","volume":"21","author":"A Kuehlmann","year":"2002","unstructured":"Kuehlmann A et al (2002) Robust boolean reasoning for equivalence checking and functional property verification. IEEE Trans Comput-Aided Des Integr Circuits Syst 21(12):1377\u20131394","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5142_CR16","unstructured":"Li J, Liu X, Zhang Y, Hu Y, Li X, Xu Q (2008) On capture power-aware test data compression for scan-based testing. In: International conference on computer-aided design, pp\u00a067\u201372"},{"issue":"6","key":"5142_CR17","doi-asserted-by":"crossref","first-page":"659","DOI":"10.1049\/iet-cdt:20079026","volume":"1","author":"EJ Marion\u2019s","year":"2007","unstructured":"Marion\u2019s EJ, Nicolici N (2007) Editorial: silicon debug and diagnosis. IET Comp Digit Tech 1(6):659\u2013660","journal-title":"IET Comp Digit Tech"},{"issue":"5","key":"5142_CR18","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1109\/12.769433","volume":"48","author":"JP Marques-Silva","year":"1999","unstructured":"Marques-Silva JP, Sakallah KA (1999) GRASP: a search algorithm for propositional satisfiability. IEEE Trans Comput 48(5):506\u2013521","journal-title":"IEEE Trans Comput"},{"key":"5142_CR19","doi-asserted-by":"crossref","unstructured":"Moskewicz M et al (2001) CHAFF: engineering an efficient SAT solver. In: Design automation conference, pp 530\u2013535","DOI":"10.1145\/378239.379017"},{"key":"5142_CR20","doi-asserted-by":"crossref","unstructured":"Pomeranz I et al (1998) Diagnostic test generation procedure for combinational circuits based on test elimination. In: Asian test symposium, pp 486\u2013491","DOI":"10.1109\/ATS.1998.741661"},{"key":"5142_CR21","unstructured":"Reddy SM et al (1998) Diagnostic test generation procedure for synchronous sequential circuits based on test elimination. In: International test conference, pp 1074\u20131083"},{"issue":"9","key":"5142_CR22","doi-asserted-by":"crossref","first-page":"1700","DOI":"10.1109\/TCAD.2007.895758","volume":"26","author":"SM Reddy","year":"2007","unstructured":"Reddy SM et al (2007) z-diagnosis: framework for diagnostic fault simulation and test generation utilizing subsets of outputs. IEEE Trans Comput-Aided Des Integr Circuits Syst 26(9):1700\u20131712","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"4","key":"5142_CR23","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1147\/rd.104.0278","volume":"10","author":"JP Roth","year":"1966","unstructured":"Roth JP (1966) Diagnosis of automata failures: a calculus and a method. IBM Journal of Research and Development 10(4):278\u2013291","journal-title":"IBM Journal of Research and Development"},{"issue":"5","key":"5142_CR24","doi-asserted-by":"crossref","first-page":"567","DOI":"10.1109\/PGEC.1967.264743","volume":"16","author":"JP Roth","year":"1967","unstructured":"Roth JP et al (1967) Programmed algorithms to compute tests to detect and distinguish between failures. IEEE Trans Electron Comput EC-16(5):567\u2013580","journal-title":"IEEE Trans Electron Comput EC-"},{"key":"5142_CR25","unstructured":"Savir J, Roth JP (1982) Testing for, and distinguishing between failures. In: 12th fault tolerant computing symposium, pp 165\u2013172"},{"key":"5142_CR26","doi-asserted-by":"crossref","unstructured":"Silva J, Sakallah KA (1994) Dynamic search-space pruning techniques in path sensitization. In: Proceedings of design automation conference, pp 705\u2013711","DOI":"10.1145\/196244.196621"},{"key":"5142_CR27","unstructured":"Tzeng C-W, Huang S-Y (2009) QC-fill: an X-fill method for quick-and-cool scan test. In: Design, automation and test in Europe, pp 1142\u20131147"},{"key":"5142_CR28","doi-asserted-by":"crossref","unstructured":"Veneris A et al (2004) Fault equivalence and diagnostic test generation using ATPG. In: International symposium on circuits and systems, pp V-221\u2013V-224","DOI":"10.1109\/ISCAS.2004.1329502"},{"key":"5142_CR29","doi-asserted-by":"crossref","unstructured":"Venkataraman S et al (1995) Rapid diagnostic fault simulation of stuck-at faults in sequential circuits using compact lists. In: Design automation conference, pp 133\u2013138","DOI":"10.1145\/217474.217519"},{"key":"5142_CR30","doi-asserted-by":"crossref","unstructured":"Wang Z, Chakrabarty K (2006) An efficient test pattern selection method for improving defect coverage with reduced test data volume and test application time. In: Asian test symposium, pp 333\u2013338","DOI":"10.1109\/ATS.2006.260952"},{"issue":"2","key":"5142_CR31","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1109\/TCAD.2007.907228","volume":"27","author":"Z Wang","year":"2008","unstructured":"Wang Z, Chakrabarty K (2008) Test-quality\/cost optimization using output-deviation-based reordering of test patterns. IEEE Trans Comput-Aided Des Integr Circuits Syst 27(2):352\u2013365","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5142_CR32","unstructured":"Wang L-T et al (2006) VLSI test principles and architectures. Morgan Kaufmann Publishers"},{"key":"5142_CR33","doi-asserted-by":"crossref","unstructured":"Wang Z, Chakrabarty K, Goessel M (2006) Test set enrichment using a probabilistic fault model and the theory of output deviations. In: Design, automation and test in Europe, pp\u00a01\u20136","DOI":"10.1109\/DATE.2006.244099"},{"issue":"2","key":"5142_CR34","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/TCAD.2008.2009166","volume":"28","author":"Z Wang","year":"2009","unstructured":"Wang Z, Fang H, Chakrabarty K, Bienek M (2009) Deviation-based LFSR reseeding for test-data compression. IEEE Trans Comput-Aided Des Integr Circuits Syst 28(2):259\u2013271","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5142_CR35","unstructured":"Zhang L, Madigan C, Moskewicz M, Malik S (2001) Efficient conflict driven learning in Boolean SAT solver. In: International conference on computer-aided design, pp 279\u2013285"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5142-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-010-5142-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5142-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T01:57:45Z","timestamp":1559267865000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-010-5142-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,4]]},"references-count":35,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,4]]}},"alternative-id":["5142"],"URL":"https:\/\/doi.org\/10.1007\/s10836-010-5142-2","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2,4]]}}}