{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T16:42:00Z","timestamp":1776530520624,"version":"3.51.2"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2010,2,20]],"date-time":"2010-02-20T00:00:00Z","timestamp":1266624000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1007\/s10836-010-5146-y","type":"journal-article","created":{"date-parts":[[2010,2,19]],"date-time":"2010-02-19T11:46:48Z","timestamp":1266580008000},"page":"307-322","source":"Crossref","is-referenced-by-count":15,"title":["MONSOON: SAT-Based ATPG for Path Delay Faults Using Multiple-Valued Logics"],"prefix":"10.1007","volume":"26","author":[{"given":"Stephan","family":"Eggersgl\u00fc\u00df","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G\u00f6rschwin","family":"Fey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Glowatz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Friedrich","family":"Hapke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juergen","family":"Schloeffel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,2,20]]},"reference":[{"key":"5146_CR1","doi-asserted-by":"crossref","first-page":"75","DOI":"10.3233\/SAT190039","volume":"4","author":"A Biere","year":"2008","unstructured":"Biere A (2008) PicoSAT essentials. J Satisfiab Boolean Model Comput 4:75\u201397","journal-title":"J Satisfiab Boolean Model Comput"},{"key":"5146_CR2","doi-asserted-by":"crossref","unstructured":"Chandrasekar K, Hsiao MS (2005) Integration of learning techniques into incremental satisfiability for efficient path-delay fault test generation. In: Proceedings of design, automation and test in Europe, pp 1002\u20131007","DOI":"10.1109\/DATE.2005.187"},{"key":"5146_CR3","doi-asserted-by":"crossref","unstructured":"Chen C, Gupta SK (1996) A satisfiability-based test generator for path delay faults in combinational circuits. In: Proceedings of the design automation conference, pp 209\u2013214","DOI":"10.1145\/240518.240557"},{"key":"5146_CR4","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1007\/s10836-007-5020-8","volume":"24","author":"K Christou","year":"2008","unstructured":"Christou K, Michael MK, Tragoudas S (2008) On the use of ZBDDs for implicit and compact critical path delay fault test generation. J Electron Test Theory Appl 24:203\u2013222","journal-title":"J Electron Test Theory Appl"},{"key":"5146_CR5","doi-asserted-by":"crossref","unstructured":"Czutro A, Polian I, Lewis M, Engelke P, Reddy SM, Becker B (2009) TIGUAN: thread-parallel integrated test pattern generator utilizing satisfiability analysis. In: Proceedings of the international conference on VLSI design, pp 227\u2013232","DOI":"10.1109\/VLSI.Design.2009.20"},{"key":"5146_CR6","unstructured":"Drechsler R (1994) BiTeS: a BDD based test pattern generator for strong robust path delay faults. In: Proceedings of the European conference on design automation, pp 322\u2013327"},{"key":"5146_CR7","doi-asserted-by":"crossref","first-page":"1329","DOI":"10.1109\/TCAD.2008.923107","volume":"27","author":"R Drechsler","year":"2008","unstructured":"Drechsler R, Eggersgl\u00fc\u00df S, Fey G, Glowatz A, Hapke F, Schloeffel J, Tille D (2008) On acceleration of SAT-based ATPG for industrial designs. IEEE Trans Comput-Aided Des Circuits Syst 27:1329\u20131333","journal-title":"IEEE Trans Comput-Aided Des Circuits Syst"},{"key":"5146_CR8","doi-asserted-by":"crossref","DOI":"10.1007\/978-90-481-2360-5","volume-title":"Test pattern generation using Boolean proof engines","author":"R Drechsler","year":"2009","unstructured":"Drechsler R, Eggersgl\u00fc\u00df S, Fey G, Tille D (2009) Test pattern generation using Boolean proof engines. Springer, Berlin"},{"key":"5146_CR9","doi-asserted-by":"crossref","unstructured":"E\u00e9n N, S\u00f6rensson N (2004) An extensible SAT solver. In: Proceedings of the international conference on theory and applications of satisfiability testing. Lecture notes in computer science, vol 2919, pp 502\u2013518","DOI":"10.1007\/978-3-540-24605-3_37"},{"key":"5146_CR10","doi-asserted-by":"crossref","unstructured":"Eggersgl\u00fc\u00df S, Drechsler R (2008) On the influence of Boolean encodings in SAT-based ATPG for path delay faults. In: Proceedings of the international symposium on multiple-valued logic, pp 94\u201399","DOI":"10.1109\/ISMVL.2008.19"},{"key":"5146_CR11","doi-asserted-by":"crossref","unstructured":"Eggersgl\u00fc\u00df S, Drechsler R (2009) Increasing robustness of SAT-based delay test generation using efficient dynamic learning techniques. In: Proceedings of the IEEE European test symposium","DOI":"10.1109\/ETS.2009.13"},{"key":"5146_CR12","doi-asserted-by":"crossref","unstructured":"Eggersgl\u00fc\u00df S, Fey G, Drechsler R, Glowatz A, Hapke F, Schloeffel J (2007) Combining multi-valued logics in SAT-based ATPG for path delay faults. In: Proceedings of the ACM & IEEE international conference on formal methods and models for codesign, pp 181\u2013187","DOI":"10.1109\/MEMCOD.2007.371226"},{"key":"5146_CR13","doi-asserted-by":"crossref","unstructured":"Fey G, Warode T, Drechsler R (2007) Reusing learned information in SAT-based ATPG. In: Proceedings of the international conference on VLSI design, pp 69\u201376","DOI":"10.1109\/VLSID.2007.137"},{"key":"5146_CR14","doi-asserted-by":"crossref","first-page":"1323","DOI":"10.1109\/43.88928","volume":"10","author":"K Fuchs","year":"1991","unstructured":"Fuchs K, Fink F, Schulz MH (1991) DYNAMITE: an efficient automatic test pattern generation system for path delay faults. IEEE Trans Comput-Aided Des Circuits Syst 10:1323\u20131335","journal-title":"IEEE Trans Comput-Aided Des Circuits Syst"},{"key":"5146_CR15","doi-asserted-by":"crossref","first-page":"1550","DOI":"10.1109\/43.331411","volume":"13","author":"K Fuchs","year":"1994","unstructured":"Fuchs K, Pabst M, R\u00f6ssel T (1994) RESIST: a recursive test pattern generation algorithm for path delay faults considering various test classes. IEEE Trans Comput-Aided Des Circuits Syst 13:1550\u20131562","journal-title":"IEEE Trans Comput-Aided Des Circuits Syst"},{"key":"5146_CR16","doi-asserted-by":"crossref","first-page":"1549","DOI":"10.1016\/j.dam.2006.10.007","volume":"155","author":"E Goldberg","year":"2007","unstructured":"Goldberg E, Novikov Y (2007) BerkMin: a fast and robust sat-solver. Discrete Appl Math 155:1549\u20131561","journal-title":"Discrete Appl Math"},{"key":"5146_CR17","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1016\/0743-1066(93)90018-C","volume":"15","author":"JN Hooker","year":"1993","unstructured":"Hooker JN (1993) Solving the incremental satisfiability problem. J Log Program 15:177\u2013186","journal-title":"J Log Program"},{"key":"5146_CR18","doi-asserted-by":"crossref","unstructured":"Huang ID, Gupta SK (2005) Selection of paths for delay testing. In: Proceedings of the IEEE Asian test symposium, pp 208\u2013215","DOI":"10.1109\/ATS.2005.97"},{"key":"5146_CR19","doi-asserted-by":"crossref","unstructured":"Kim J, Whittemore J, Marques-Silva JP, Sakallah KA (2000) On applying incremental satisfiability to delay fault testing. In: Proceedings of design, automation and test in Europe, pp 380\u2013384","DOI":"10.1145\/343647.343801"},{"key":"5146_CR20","doi-asserted-by":"crossref","unstructured":"Krsti\u0107 A, Cheng KT (1998) Delay fault testing for VLSI circuits. Kluwer Academic, Boston","DOI":"10.1007\/978-1-4615-5597-1"},{"key":"5146_CR21","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/43.108614","volume":"11","author":"T Larrabee","year":"1992","unstructured":"Larrabee T (1992) Test pattern generation using Boolean satisfiability. IEEE Trans Comput-Aided Des Circuits Syst 11:4\u201315","journal-title":"IEEE Trans Comput-Aided Des Circuits Syst"},{"key":"5146_CR22","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","volume":"6","author":"CJ Lin","year":"1987","unstructured":"Lin CJ, Reddy SM (1987) On delay fault testing in logic circuits. IEEE Trans Comput-Aided Des Circuits Syst 6:694\u2013703","journal-title":"IEEE Trans Comput-Aided Des Circuits Syst"},{"key":"5146_CR23","unstructured":"Lu F, Wang LC, Cheng KT, Huang R (2003) A circuit SAT solver with signal correlation guided learning. In: Proceedings of design, automation and test in Europe, pp 892\u2013897"},{"key":"5146_CR24","unstructured":"Lu SY, Hsieh MT, Liou JJ (2007) An efficient SAT-based path delay fault ATPG with an unified sensitization model. In: Proceedings of the international test conference"},{"key":"5146_CR25","doi-asserted-by":"crossref","unstructured":"Marques-Silva JP, Sakallah KA (1997) Robust search algorithms for test pattern generation. In: Proceedings of the international symposium on fault-tolerant computing, pp 152\u2013157","DOI":"10.1109\/FTCS.1997.614088"},{"key":"5146_CR26","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1109\/12.769433","volume":"48","author":"JP Marques-Silva","year":"1999","unstructured":"Marques-Silva JP, Sakallah KA (1999) GRASP: a search algorithm for propositional satisfiability. IEEE Trans Comput 48:506\u2013521","journal-title":"IEEE Trans Comput"},{"key":"5146_CR27","doi-asserted-by":"crossref","unstructured":"Moskewicz MW, Madigan CF, Zhao Y, Zhang L, Malik S (2001) Chaff: engineering an efficient SAT solver. In: Proceedings of the design automation conference, pp 530\u2013535","DOI":"10.1145\/378239.379017"},{"key":"5146_CR28","doi-asserted-by":"crossref","first-page":"1505","DOI":"10.1109\/43.476581","volume":"14","author":"I Pomeranz","year":"1995","unstructured":"Pomeranz I, Reddy SM, Uppaluri P (1995) NEST: a nonenumerative test generation method for path delay faults in combinational circuits. IEEE Trans Comput-Aided Des Circuits Syst 14:1505\u20131515","journal-title":"IEEE Trans Comput-Aided Des Circuits Syst"},{"key":"5146_CR29","unstructured":"Qiu W, Walker DMH (2003) An efficient algorithm for finding the K longest testable paths through each gate in a combinational circuit. In: Proceedings of the international test conference, pp 592\u2013601"},{"key":"5146_CR30","doi-asserted-by":"crossref","unstructured":"Schulz MH, Auth E (1989) Improved deterministic test pattern generation with applications to redundancy identification. IEEE Trans Comput-Aided Des Circuits Syst 8:811\u2013816","DOI":"10.1109\/43.31539"},{"key":"5146_CR31","unstructured":"Sentovich EM, Singh KJ, Lavagno L, Moon C, Murgai R, Saldanha A, Savoj H, Stephan PR, Brayton RK, Sangiovanni-Vincentelli AL (1992) SIS: a system for sequential circuit synthesis. Technical report, University of Berkeley"},{"key":"5146_CR32","unstructured":"Smith GL (1985) Model for delay faults based upon paths. In: Proceedings of the international test conference, pp 342\u2013349"},{"key":"5146_CR33","doi-asserted-by":"crossref","unstructured":"Shtrichman O (2001) Pruning techniques for the SAT-based bounded model checking problem. In: Proceedings of the correct hardware design and verification methods. Lecture notes in computer science, vol 2144, pp 58\u201370","DOI":"10.1007\/3-540-44798-9_4"},{"key":"5146_CR34","doi-asserted-by":"crossref","first-page":"1050","DOI":"10.1109\/43.771185","volume":"18","author":"S Tragoudas","year":"1999","unstructured":"Tragoudas S, Karayiannis D (1999) A fast nonenumerative automatic test pattern generator for path delay faults. IEEE Trans Comput-Aided Des Circuits Syst 18:1050\u20131057","journal-title":"IEEE Trans Comput-Aided Des Circuits Syst"},{"key":"5146_CR35","doi-asserted-by":"crossref","first-page":"1550","DOI":"10.1109\/TCAD.2004.835137","volume":"23","author":"LC Wang","year":"2004","unstructured":"Wang LC, Liou JJ, Cheng KT (2004) Critical path selection for delay fault testing based upon a statistical timing model. IEEE Trans Comput-Aided Des Circuits Syst 23:1550\u20131565","journal-title":"IEEE Trans Comput-Aided Des Circuits Syst"},{"key":"5146_CR36","doi-asserted-by":"crossref","unstructured":"Yang K, Cheng KT, Wang LC (2004) Trangen: a SAT-based ATPG for path-oriented transition faults. In: Proceedings of the ASP design automation conference, pp 92\u201397","DOI":"10.1109\/ASPDAC.2004.1337546"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5146-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-010-5146-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5146-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,28]],"date-time":"2020-05-28T02:52:58Z","timestamp":1590634378000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-010-5146-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,20]]},"references-count":36,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2010,6]]}},"alternative-id":["5146"],"URL":"https:\/\/doi.org\/10.1007\/s10836-010-5146-y","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2,20]]}}}