{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T05:46:20Z","timestamp":1751435180021},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,2,12]],"date-time":"2010-02-12T00:00:00Z","timestamp":1265932800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1007\/s10836-010-5148-9","type":"journal-article","created":{"date-parts":[[2010,2,11]],"date-time":"2010-02-11T13:56:46Z","timestamp":1265896606000},"page":"211-225","source":"Crossref","is-referenced-by-count":6,"title":["Defining and Providing Coverage for Assertion-Based Dynamic Verification"],"prefix":"10.1007","volume":"26","author":[{"given":"Jason G.","family":"Tong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Boul\u00e9","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zeljko","family":"Zilic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,2,12]]},"reference":[{"key":"5148_CR1","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511809163","volume-title":"Introduction to software testing","author":"P Ammann","year":"2008","unstructured":"Ammann P, Offutt J (2008) Introduction to software testing. Cambridge University Press, New York"},{"key":"5148_CR2","unstructured":"Anderson TL (2005) Coverage is the heart of verification. EETimes. Available online: http:\/\/www.eetimes.com\/news\/design\/features\/showArticle.jhtml?articleID=60400630"},{"key":"5148_CR3","series-title":"ser. Lecture notes in computer science","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1007\/978-3-540-79124-9_2","volume-title":"Test and proofs","author":"T Ball","year":"2008","unstructured":"Ball T, Kupferman O (2008) Vacuity in testing. In: Test and proofs, ser. Lecture notes in computer science, vol 4966. Springer, Berlin, pp 4\u201317"},{"issue":"2","key":"5148_CR4","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1023\/A:1008779610539","volume":"18","author":"I Beer","year":"2001","unstructured":"Beer I, Ben-David S, Eisner C, Rodeh Y (2001) Efficient detection of vacuity in temporal model checking. Form Methods Syst Des 18(2):141\u2013163","journal-title":"Form Methods Syst Des"},{"key":"5148_CR5","volume-title":"Principles of verifiable RTL design","author":"L Bening","year":"2001","unstructured":"Bening L, Foster H (2001) Principles of verifiable RTL design. Kluwer Academic, Norwell"},{"key":"5148_CR6","doi-asserted-by":"crossref","unstructured":"Boul\u00e9 M, Chenard J, Zilic Z (2006) Adding debug enhancements to assertion checkers for hardware emulation and silicon debug. In: International conference on computer design, pp 294\u2013299","DOI":"10.1109\/ICCD.2006.4380831"},{"key":"5148_CR7","doi-asserted-by":"crossref","unstructured":"Boul\u00e9 M, Chenard J, Zilic Z (2007) Assertion checkers in verification, silicon debug and in-field diagnosis. In: Proceedings of the IEEE international symposium on quality electronic design, pp 613\u2013620","DOI":"10.1109\/ISQED.2007.38"},{"issue":"6","key":"5148_CR8","doi-asserted-by":"crossref","first-page":"669","DOI":"10.1049\/iet-cdt:20060209","volume":"1","author":"M Boul\u00e9","year":"2007","unstructured":"Boul\u00e9 M, Chenard J, Zilic Z (2007) Debug enhancements in assertion-checker generation. IET Comput Digit Tech 1(6):669\u2013677","journal-title":"IET Comput Digit Tech"},{"key":"5148_CR9","doi-asserted-by":"crossref","unstructured":"Boul\u00e9 M, Zilic Z (2007) Efficient automata-based assertion-checker synthesis of SEREs for hardware emulation. In: ASP-DAC \u201907: proceedings of the 2007 conference on Asia South Pacific design automation. IEEE Computer Society, Washington, DC, pp 324\u2013329","DOI":"10.1109\/ASPDAC.2007.358006"},{"issue":"1","key":"5148_CR10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1297666.1297670","volume":"13","author":"M Boul\u00e9","year":"2008","unstructured":"Boul\u00e9 M, Zilic Z (2008) Automata-based assertion-checker synthesis of PSL properties. ACM Transact Des Automat Electron Syst 13(1):1\u201321","journal-title":"ACM Transact Des Automat Electron Syst"},{"key":"5148_CR11","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8586-4","volume-title":"Generating hardware assertion checkers: for hardware verification, emulation, post-fabrication debugging and on-line monitoring","author":"M Boul\u00e9","year":"2008","unstructured":"Boul\u00e9 M, Zilic Z (2008) Generating hardware assertion checkers: for hardware verification, emulation, post-fabrication debugging and on-line monitoring. Springer, Berlin"},{"key":"5148_CR12","first-page":"529","volume":"12","author":"J Brzozowski","year":"1962","unstructured":"Brzozowski J (1962) Canonical regular expressions and minimal state graphs for definite events. Math Theory Automata 12:529\u2013561","journal-title":"Math Theory Automata"},{"key":"5148_CR13","unstructured":"Calam\u00e9 J (2006) Specification-based test generation with TGV. Centrum voor Wiskunde en Informatica"},{"key":"5148_CR14","doi-asserted-by":"crossref","unstructured":"Chatterjee D, Bertacco V (2009) Activity-based refinement for abstraction-guided simulation. In: Proceedings of IEEE high-level design validation and test workshop, pp 146\u2013153","DOI":"10.1109\/HLDVT.2009.5340163"},{"key":"5148_CR15","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1145\/157485.164585","volume-title":"Proceedings of the 30th international conference on design automation","author":"K Cheng","year":"1993","unstructured":"Cheng K, Krishnakumar A (1993) Automatic functional test generation using the extended finite state machine model. In: Proceedings of the 30th international conference on design automation. ACM, New York, pp 86\u201391"},{"key":"5148_CR16","volume-title":"A practical introduction to PSL (Series on integrated circuits and systems)","author":"C Eisner","year":"2006","unstructured":"Eisner C, Fisman D (2006) A practical introduction to PSL (Series on integrated circuits and systems). Springer, New York"},{"issue":"1","key":"5148_CR17","first-page":"1","volume":"3","author":"H Foster","year":"2009","unstructured":"Foster H (2009) Applied assertion-based verification: an industry perspective. Found Trends Electron Des Autom 3(1):1\u201395","journal-title":"Found Trends Electron Des Autom"},{"key":"5148_CR18","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-9228-4","volume-title":"Assertion-based design","author":"H Foster","year":"2003","unstructured":"Foster H, Lacey D, Krolnik A (2003) Assertion-based design. Kluwer Academic, Norwell"},{"issue":"2","key":"5148_CR19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1459352.1459354","volume":"41","author":"RM Hierons","year":"2009","unstructured":"Hierons RM, et al (2009) Using formal specifications to support testing. ACM Comput Surv 41(2):1\u201376","journal-title":"ACM Comput Surv"},{"key":"5148_CR20","volume-title":"Introduction to automata theory, languages, and computation","author":"J Hopcroft","year":"2000","unstructured":"Hopcroft J, Motwani R, Ullman J (2000) Introduction to automata theory, languages, and computation, 2nd edn. Addison Wesley, Reading","edition":"2"},{"key":"5148_CR21","doi-asserted-by":"crossref","first-page":"362","DOI":"10.1145\/1127908.1127991","volume-title":"GLSVLSI \u201906: proceedings of the 16th ACM Great Lakes symposium on VLSI","author":"H-M Koo","year":"2006","unstructured":"Koo H-M, Mishra P (2006) Test generation using SAT-based bounded model checking for validation of pipelined processors. In: GLSVLSI \u201906: proceedings of the 16th ACM Great Lakes symposium on VLSI. ACM, New York,pp 362\u2013365"},{"issue":"2","key":"5148_CR22","doi-asserted-by":"crossref","first-page":"224","DOI":"10.1007\/s100090100062","volume":"4","author":"O Kupferman","year":"2003","unstructured":"Kupferman O, Vardi M (2003) Vacuity detection in temporal model checking. Int J Softw Tools Technol Transf 4(2):224\u2013233","journal-title":"Int J Softw Tools Technol Transf"},{"key":"5148_CR23","doi-asserted-by":"crossref","unstructured":"Mathaikutty DA, Ahuja S, Dingankar A, Shukla S (2007) Model-driven test generation for system level validation. In: High-level design, validation, and test workshop, IEEE international, pp 83\u201390","DOI":"10.1109\/HLDVT.2007.4392792"},{"key":"5148_CR24","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1145\/1531542.1531563","volume-title":"GLSVLSI \u201909: proceedings of the 19th ACM Great Lakes symposium on VLSI","author":"Y Oddos","year":"2009","unstructured":"Oddos Y, Morin-Allory K, Borrione D, Boul\u00e9 M, Zilic Z (2009) MYGEN: automata-based on-line test generator for assertion-based verification. In: GLSVLSI \u201909: proceedings of the 19th ACM Great Lakes symposium on VLSI. ACM, New York, pp 75\u201380"},{"issue":"5","key":"5148_CR25","doi-asserted-by":"crossref","first-page":"967","DOI":"10.1109\/TCAD.2008.917975","volume":"27","author":"B Pal","year":"2008","unstructured":"Pal B, Banerjee A, Sinha A, Dasgupta P (2008) Accelerating assertion coverage with adaptive testbenches. IEEE Trans Comput-Aided Des Integr Circuits Syst 27(5):967\u2013972","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5148_CR26","doi-asserted-by":"crossref","first-page":"801","DOI":"10.1145\/513918.514118","volume-title":"DAC \u201902: proceedings of the 39th annual design automation conference","author":"K Shimizu","year":"2002","unstructured":"Shimizu K, Dill DL (2002) Deriving a simulation input generator and a coverage metric from a formal specification. In: DAC \u201902: proceedings of the 39th annual design automation conference. ACM, New York, pp 801\u2013806"},{"issue":"1","key":"5148_CR27","first-page":"22","volume":"3","author":"J Sordoillet","year":"2006","unstructured":"Sordoillet J, Davey S (2006) Integrated, comprehensive assertion-based coverage. EDA Tech Forum 3(1):22\u201325","journal-title":"EDA Tech Forum"},{"key":"5148_CR28","volume-title":"A practical guide for systemVerilog assertions","author":"S Vijayaraghavan","year":"2005","unstructured":"Vijayaraghavan S, Ramanathan M (2005) A practical guide for systemVerilog assertions. Springer, Berlin"},{"key":"5148_CR29","volume-title":"Constraint-based verification","author":"J Yuan","year":"2006","unstructured":"Yuan J, Pixley C, Aziz A (2006) Constraint-based verification. Springer, Berlin"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5148-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-010-5148-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5148-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,30]],"date-time":"2023-05-30T06:14:39Z","timestamp":1685427279000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-010-5148-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,12]]},"references-count":29,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,4]]}},"alternative-id":["5148"],"URL":"https:\/\/doi.org\/10.1007\/s10836-010-5148-9","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2,12]]}}}