{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T11:28:42Z","timestamp":1648985322966},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2010,3,9]],"date-time":"2010-03-09T00:00:00Z","timestamp":1268092800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1007\/s10836-010-5150-2","type":"journal-article","created":{"date-parts":[[2010,3,8]],"date-time":"2010-03-08T04:42:07Z","timestamp":1268023327000},"page":"367-392","source":"Crossref","is-referenced-by-count":1,"title":["Fault Modeling and Analysis for Resistive Bridging Defects in a Synchronizer"],"prefix":"10.1007","volume":"26","author":[{"given":"Hyoung-Kook","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Ben","family":"Jone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laung-Terng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,3,9]]},"reference":[{"key":"5150_CR1","doi-asserted-by":"crossref","unstructured":"Al-Ars Z, Hamdioui S, van de Goor AJ, Mueller G (2008) Defect oriented testing of the strap problem under process variations in DRAMs. In: Proc int test conf, 28\u201330 Oct 2008, pp 1\u201310","DOI":"10.1109\/TEST.2008.4700631"},{"issue":"4","key":"5150_CR2","doi-asserted-by":"crossref","first-page":"446","DOI":"10.1109\/92.250192","volume":"1","author":"W Al-Assadi","year":"1993","unstructured":"Al-Assadi W, Malaiya Y, Jayasumana A (1993) Faulty behavior of storage elements and its effects on sequential circuits. IEEE Trans VLSI syst 1(4):446\u2013452","journal-title":"IEEE Trans VLSI syst"},{"key":"5150_CR3","unstructured":"Cummings CE (2001) Synthesis and scripting techniques for designing multi-asynchronous clock designs. http:\/\/www.sunburst-design.com\/papers"},{"key":"5150_CR4","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139166980","volume-title":"Digital systems engineering","author":"WJ Dally","year":"1998","unstructured":"Dally WJ, Poulton JW (1998) Digital systems engineering. Cambridge University Press, New York"},{"key":"5150_CR5","doi-asserted-by":"crossref","unstructured":"Ginosar R (2003) Fourteen ways to fool your synchronizer. In: Proc ninth int symposium on asynchronous circuits and systems, pp 89\u201396","DOI":"10.1109\/ASYNC.2003.1199169"},{"issue":"3","key":"5150_CR6","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/54.785836","volume":"16","author":"C Hawkins","year":"1999","unstructured":"Hawkins C, Segura J (1999) Test and reliability: partners in IC manufacturing, part I. IEEE Des Test Comput 16(3):64\u201371","journal-title":"IEEE Des Test Comput"},{"key":"5150_CR7","unstructured":"International Technology Roadmap for Semiconductors (ITRS): Design (2007). http:\/\/www.itrs.net\/"},{"key":"5150_CR8","doi-asserted-by":"crossref","unstructured":"Kim HK, Jone WB, Wang LT (2009) Analysis of resistive open defects in a synchronizer. In: Proc of int symposium on design and fault tolerance in VLSI system, pp 164\u2013172","DOI":"10.1109\/DFT.2009.34"},{"issue":"1","key":"5150_CR9","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/MM.2004.1268991","volume":"24","author":"A Lines","year":"2004","unstructured":"Lines A (2004) Asynchronous interconnect for synchronous SoC design. IEEE Micro 24(1):32\u201341","journal-title":"IEEE Micro"},{"key":"5150_CR10","doi-asserted-by":"crossref","unstructured":"Metra C, Favalli M, Olivo P, Ricco B (1993) Testing of resistive bridging faults in CMOS flip-flop. In: Proc. of European test conf., pp 530\u2013531","DOI":"10.1109\/ETC.1993.246616"},{"key":"5150_CR11","doi-asserted-by":"crossref","unstructured":"Polian I, Engelke P, Becker B, Kundu S, Galliere J-M, Renovell M (2005) Resistive bridge fault model evolution from conventional to ultra deep submicron. In: Proc. VLSI test symposium, pp 343\u2013348","DOI":"10.1109\/VTS.2005.72"},{"key":"5150_CR12","unstructured":"Predictive Technology Model (PTM) (2008) Released by Arizona State University. http:\/\/www.eas.asu.edu\/~ptm"},{"key":"5150_CR13","volume-title":"Digital integrated circuits: a design perspective","author":"JM Rabaey","year":"2003","unstructured":"Rabaey JM, Chandrakasan A, Nikolic B (2003) Digital integrated circuits: a design perspective, 2nd edn. Prentice Hall, Upper Saddle River","edition":"2"},{"key":"5150_CR14","doi-asserted-by":"crossref","unstructured":"Rodriguez-Montanes R, Figueras J (1994) Analysis of bridging defects in sequential CMOS circuits and their current testability. In: Proc. European design and test conf., pp 356\u2013360","DOI":"10.1109\/EDTC.1994.326852"},{"key":"5150_CR15","volume-title":"VLSI test principles and architectures: design for testability","year":"2006","unstructured":"Wang LT, Wu CW, Wen X (eds) (2006) VLSI test principles and architectures: design for testability. Morgan Kaufmann, San Francisco"},{"key":"5150_CR16","volume-title":"Principles of CMOS VLSI design: a systems perspective","author":"N Weste","year":"1993","unstructured":"Weste N, Eshraghian K (1993) Principles of CMOS VLSI design: a systems perspective. Addison-Wesley, Reading"},{"key":"5150_CR17","doi-asserted-by":"crossref","unstructured":"Yang F, Chakravarty S, Devta-Prasanna N, Reddy SM, Pomeranz I (2008) On the detectability of scan chain internal faults an industrial case study. In: Proc. VLSI test symposium, pp 79\u201384","DOI":"10.1109\/VTS.2008.13"},{"key":"5150_CR18","doi-asserted-by":"crossref","unstructured":"Yang F, Chakravarty S, Devta-Prasanna N, Reddy SM, Pomeranz I (2008) Detection of internal stuck-open faults in scan chains. In: Proc. int. test conf., pp 1\u201310","DOI":"10.1109\/TEST.2008.4700577"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5150-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-010-5150-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5150-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T21:57:45Z","timestamp":1559253465000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-010-5150-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3,9]]},"references-count":18,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2010,6]]}},"alternative-id":["5150"],"URL":"https:\/\/doi.org\/10.1007\/s10836-010-5150-2","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3,9]]}}}