{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T19:50:11Z","timestamp":1710359411221},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2010,6,8]],"date-time":"2010-06-08T00:00:00Z","timestamp":1275955200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1007\/s10836-010-5162-y","type":"journal-article","created":{"date-parts":[[2010,6,7]],"date-time":"2010-06-07T14:00:23Z","timestamp":1275919223000},"page":"419-428","source":"Crossref","is-referenced-by-count":3,"title":["Test Generation Algorithm for Linear Systems Based on Genetic Algorithm"],"prefix":"10.1007","volume":"26","author":[{"given":"Ting","family":"Long","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Houjun","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shulin","family":"Tian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianguo","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bing","family":"Long","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,6,8]]},"reference":[{"key":"5162_CR1","doi-asserted-by":"crossref","unstructured":"Chatterjee S, Chatterjee A (2001) Test generation based diagnosis of device parameters for analog circuits. Conference and Exhibition on Design, Automation and Test in Europe 596\u2013602","DOI":"10.1109\/DATE.2001.915084"},{"key":"5162_CR2","doi-asserted-by":"crossref","first-page":"467","DOI":"10.1109\/82.842115","volume":"5","author":"P Dudek","year":"2000","unstructured":"Dudek P, Hicks PJ (2000) A CMOS general-purpose sampled-data analog processing element. IEEE Trans Circuits Syst II: Analog Digit Signal Process 5:467\u2013473. doi: 10.1109\/82.842115","journal-title":"IEEE Trans Circuits Syst II: Analog Digit Signal Process"},{"key":"5162_CR3","doi-asserted-by":"crossref","unstructured":"Ferguson FJ, Taylor M, Larrabee T (1990) Testing for parametric faults in static CMOS circuits. 1990 Test Conference 436\u2013443","DOI":"10.1109\/TEST.1990.114052"},{"key":"5162_CR4","doi-asserted-by":"crossref","unstructured":"Gothenberg A, Tenhunen H (2004) Performance analysis of sampling switches in voltage and frequency domains using Volterra series. Proceedings of the 2004 International Symposium on Circuits and Systems I-765\u2013I-768","DOI":"10.1109\/ISCAS.2004.1328307"},{"key":"5162_CR5","doi-asserted-by":"crossref","unstructured":"Halder A, Chatterjee A (2004) Automated test generation and test point selection for specification test of analog circuits. 5th International Symposium on Electronic Design 401\u2013406. doi: 10.1109\/ISQED.2004.1283707","DOI":"10.1109\/ISQED.2004.1283707"},{"key":"5162_CR6","doi-asserted-by":"crossref","unstructured":"Huynh SD, Kim S, Soma M, Zhang J (1998) Testability analysis and multi-frequency ATPG for analog circuits and systems. 1998 IEEE\/ACM International Conference on Computer-Aided Design 376\u2013383","DOI":"10.1145\/288548.289057"},{"key":"5162_CR7","doi-asserted-by":"crossref","unstructured":"Kaminska B, Arabi K, Bell I, Goteti P, Huertas JL, Kim B, Rueda A, Soma M (1997) Analog and mixed-signal benchmark circuits-first release. International Test Conference 183\u2013190","DOI":"10.1109\/TEST.1997.639612"},{"key":"5162_CR8","volume-title":"Application of genetic algorithm toolbox based on Matlab","author":"Y Lei","year":"2004","unstructured":"Lei Y (2004) Application of genetic algorithm toolbox based on Matlab. Xianan University Publishing Company, Xianan"},{"key":"5162_CR9","unstructured":"Mardle S, Pascoe S (1999) An overview of genetic algorithms for the solution of optimisation problems. Comput High Educ Econ Rev 16\u201320"},{"key":"5162_CR10","doi-asserted-by":"crossref","unstructured":"Mitchell M (1999) An introduction to genetic algorithms. Massachusetts Institute of Technology","DOI":"10.7551\/mitpress\/3927.001.0001"},{"key":"5162_CR11","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1049\/ip-cds:19960898","volume":"12","author":"M Soma","year":"1996","unstructured":"Soma M (1996) Automatic test generation algorithms for analogue circuits. IEE Proc Circ Devices Syst 12:366\u2013373. doi: 10.1049\/ip-cds:19960898","journal-title":"IEE Proc Circ Devices Syst"},{"key":"5162_CR12","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/54.902824","volume":"18","author":"M Soma","year":"2001","unstructured":"Soma M, Huynh S, Zhang J, Kim S, Devarayanadurg G (2001) Hierarchical ATPG for analog circuits and systems. IEEE Des Test Comput 18:72\u201381. doi: 10.1109\/54.902824","journal-title":"IEEE Des Test Comput"},{"key":"5162_CR13","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1109\/TCAD.2003.822110","volume":"23","author":"BKSVL Varaprasad","year":"2004","unstructured":"Varaprasad BKSVL, Patnaik LM, Jamadagni HS, Grawal VK (2004) A new ATPG technique (MultiDetect) for testing of analog macros in mixed-signal circuits. IEEE Trans Comput-Aided Des Integr Circuits Syst 23:273\u2013287. doi: 10.1109\/TCAD.2003.822110","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5162_CR14","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1109\/TCAD.2006.882596","volume":"26","author":"BKSVL Varaprasad","year":"2007","unstructured":"Varaprasad BKSVL, Patnaik LM, Jamadagni HS, Grawal VK (2007) A new ATPG technique (ExpoTan) for testing analog circuits. IEEE Trans Comput-Aided Des Integr Circuits Syst 26:189\u2013196. doi: 10.1109\/TCAD.2006.882596","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5162_CR15","doi-asserted-by":"crossref","unstructured":"Voorakaranam R, Chatterjee A (2000) Test generation for accurate prediction of analog specifications. 18th IEEE VLSI Test Symposium 137\u2013142","DOI":"10.1109\/VTEST.2000.843837"},{"key":"5162_CR16","doi-asserted-by":"crossref","unstructured":"Zheng HH, Balivada A, Abraham JA (1996) A novel test generation approach for parametric faults in linear analog circuits. VLSI Test Symposium 470\u2013475","DOI":"10.1109\/VTEST.1996.510895"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5162-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-010-5162-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5162-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,5]],"date-time":"2020-06-05T13:02:25Z","timestamp":1591362145000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-010-5162-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6,8]]},"references-count":16,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2010,8]]}},"alternative-id":["5162"],"URL":"https:\/\/doi.org\/10.1007\/s10836-010-5162-y","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,6,8]]}}}