{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T01:12:43Z","timestamp":1685668363285},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1007\/s10836-010-5163-x","type":"journal-article","created":{"date-parts":[[2010,7,9]],"date-time":"2010-07-09T04:46:26Z","timestamp":1278650786000},"page":"453-464","source":"Crossref","is-referenced-by-count":0,"title":["Bandwidth Analysis of Functional Interconnects Used as Test Access Mechanism"],"prefix":"10.1007","volume":"26","author":[{"given":"Ardy","family":"van den Berg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pengwei","family":"Ren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik Jan","family":"Marinissen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgi","family":"Gaydadjiev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kees","family":"Goossens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,7,10]]},"reference":[{"key":"5163_CR1","doi-asserted-by":"crossref","unstructured":"Amory AM, Cota \u00c9, Lubaszewski M, Moraes, FG (2004) Reducing test time with processor reuse in Network-on-Chip based systems. In: Proceedings Brazilian symposium on integrated circuits and system design (SBCCI). Pernambuco, Brazil, pp 111\u2013116","DOI":"10.1145\/1016568.1016602"},{"issue":"3","key":"5163_CR2","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1049\/iet-cdt:20060152","volume":"1","author":"AM Amory","year":"2007","unstructured":"Amory AM, Goossens K, Marinissen EJ, Lubaszewski M, Moraes FG (2007) Wrapper design for the reuse of a bus, Network-on-Chip, or other functional interconnect as Test Access Mechanism. IET Comput Dig Tech 1(3):197\u2013206","journal-title":"IET Comput Dig Tech"},{"key":"5163_CR3","unstructured":"Amory AM, Oliveira LA, Moraes FG (2003) Software-based test for non-programmable cores in bus-based system-on-chip architectures. In: Proceedings IFIP international conference on very large scale integration (VLSI-SOC). Darmstadt, Germany, pp 174\u2013179"},{"key":"5163_CR4","unstructured":"ARM (2003) AMBA AXI protocol specification"},{"issue":"4","key":"5163_CR5","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1145\/1027084.1027088","volume":"9","author":"E Cota","year":"2004","unstructured":"Cota E, Carro L, Lubaszewski M (2004) Reusing an on-chip network for the test of core-based systems. ACM Transact Des Automat Electron Syst 9(4):471\u2013499","journal-title":"ACM Transact Des Automat Electron Syst"},{"key":"5163_CR6","doi-asserted-by":"crossref","unstructured":"Cota E, Kreutz M, Zeferino CA, Carro L, Lubaszewski M, Susin A (2003) The impact of NoC reuse on the testing of core-based systems. In: Proceedings IEEE VLSI test symposium (VTS). Napa, CA, USA, pp 128\u2013133","DOI":"10.1109\/VTEST.2003.1197643"},{"key":"5163_CR7","volume-title":"IEEE Std 1500TM-2005. IEEE standard testability method for embedded core-based integrated circuits","year":"2005","unstructured":"DaSilva F (ed) (2005) IEEE Std 1500TM-2005. IEEE standard testability method for embedded core-based integrated circuits. IEEE, New York"},{"key":"5163_CR8","unstructured":"De Micheli G, Benini L (eds) (2006) Networks on chips: technology and tools. The Morgan Kaufmann series in systems on silicon. Morgan Kaufmann"},{"issue":"1\u20132","key":"5163_CR9","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1023\/A:1008313726031","volume":"14","author":"C Feige","year":"1999","unstructured":"Feige C, ten Pierick J, Wouters C, Tangelder R, Kerkhoff HG (1999) Integration of the scan-test method into an architecture specific core-test approach. J Electron Test: Theory and Applications 14(1\u20132):125\u2013131","journal-title":"J Electron Test: Theory and Applications"},{"issue":"4","key":"5163_CR10","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1145\/944027.944029","volume":"8","author":"SK Goel","year":"2003","unstructured":"Goel SK, Marinissen EJ (2003) SOC test architecture design for efficient utilization of test bandwidth. ACM Transact Des Automat Electron Syst 8(4):399\u2013429","journal-title":"ACM Transact Des Automat Electron Syst"},{"key":"5163_CR11","doi-asserted-by":"crossref","unstructured":"Goossens K, Dielissen J, Gangwal OP, Pestana SG, R\u0103dulescu A, Rijpkema E (2005) A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In: Proceedings design, automation, and test in Europe (DATE), Munich, Germany, pp 1182\u20131187","DOI":"10.1109\/DATE.2005.11"},{"issue":"5","key":"5163_CR12","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1109\/MDT.2005.99","volume":"22","author":"K Goossens","year":"2005","unstructured":"Goossens K, Dielissen J, R\u0103dulescu A (2005) The \u00c6thereal network on chip: concepts, architectures, and implementations. IEEE Des Test Comput 22(5):414\u2013421","journal-title":"IEEE Des Test Comput"},{"key":"5163_CR13","doi-asserted-by":"crossref","unstructured":"Hansson A, Goossens K, R\u0103dulescu A (2007) A unified approach to mapping and routing on a network on chip for both best-effort and guaranteed service traffic. VLSI Des 2007: Article ID 68432. Hindawi Publishing Corporation, 16 pp","DOI":"10.1155\/2007\/68432"},{"key":"5163_CR14","doi-asserted-by":"crossref","unstructured":"Harrod P (1999) Testing reusable IP\u2014a case study. In: Proceedings IEEE international test conference (ITC). Atlantic City, NJ, USA, pp 493\u2013498","DOI":"10.1109\/TEST.1999.805772"},{"key":"5163_CR15","unstructured":"Huang J-R, Iyer MK, Cheng K-T (2001) A self-test methodology for IP cores in bus-based programmable SOCs. In: Proceedings IEEE VLSI test symposium (VTS). Marina del Rey, CA, USA, pp 198\u2013203"},{"key":"5163_CR16","doi-asserted-by":"crossref","unstructured":"Hussin FA, Yoneda T, Fujiwara H (2007) Optimization of NoC wrapper design under bandwidth and test time constraints. In: Proceedings IEEE European test symposium (ETS). Freiburg, Germany, pp 35\u201342","DOI":"10.1109\/ETS.2007.30"},{"issue":"7","key":"5163_CR17","doi-asserted-by":"crossref","first-page":"2008","DOI":"10.1093\/ietisy\/e91-d.7.2008","volume":"E91-D","author":"FA Hussin","year":"2008","unstructured":"Hussin FA, Yoneda T, Fujiwara H (2008) NoC-compatible wrapper design and optimization under channel-bandwidth and test-time constraints. IEICE Trans Inf Syst E91-D(7):2008\u20132017","journal-title":"IEICE Trans Inf Syst"},{"key":"5163_CR18","unstructured":"Hwang S, Abraham JA (2001) Reuse of addressable system bus for SOC testing. In: Proceedings IEEE international ASIC\/SOC conference, Arlington, VA, USA, pp 215\u2013219"},{"key":"5163_CR19","unstructured":"Liu C, Link Z, Pradhan DK (2006) Reuse-based test access and integrated test scheduling for Network-on-Chip. In: Proceedings IEEE European test symposium (ETS), Southampton, UK, pp 303\u2013308"},{"key":"5163_CR20","unstructured":"Marinissen EJ, Goel SK (2002) Analysis of test bandwidth utilization in test bus and TestRail architectures for SOCs. In: Proceedings IEEE design and diagnostics of electronic circuits and systems workshop (DDECS). Brno, Czech Republic, pp 52\u201360"},{"key":"5163_CR21","doi-asserted-by":"crossref","unstructured":"Marinissen EJ, Goel SK, Lousberg M (2000) Wrapper design for embedded core test. In: Proceedings IEEE international test conference (ITC). Atlantic City, NJ, USA, pp 911\u2013920","DOI":"10.1109\/TEST.2000.894302"},{"key":"5163_CR22","doi-asserted-by":"crossref","unstructured":"Marinissen EJ, Iyengar V, Chakrabarty K (2002) A set of benchmarks for modular testing of SOCs. In: Proceedings IEEE international test conference (ITC). Baltimore, MD, USA, pp 519\u2013528","DOI":"10.1109\/TEST.2002.1041802"},{"key":"5163_CR23","doi-asserted-by":"crossref","unstructured":"Nahvi M, Ivanov A (2001) A packet switching communication-based Test Access Mechanism for system chips. In: Digest of papers of IEEE European test workshop (ETW). Saltsj\u00f6baden, Sweden, pp 195\u2013200","DOI":"10.1109\/ETW.2001.946668"},{"issue":"1","key":"5163_CR24","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/MDT.2008.27","volume":"25","author":"JM Nolen","year":"2008","unstructured":"Nolen JM, Mahapatra RN (2008) Time-division-multiplexed test delivery for NoC systems. IEEE Des Test Comput 25(1):44\u201351","journal-title":"IEEE Des Test Comput"},{"key":"5163_CR25","unstructured":"Philips Semiconductors (2002) Device transaction level (DTL) protocol specification. Version 2.2"},{"issue":"1","key":"5163_CR26","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/TCAD.2004.839493","volume":"24","author":"A R\u0103dulescu","year":"2005","unstructured":"R\u0103dulescu A, Dielissen J, Pestana SG, Gangwal OP, Rijpkema E, Wielage P, Goossens K (2005) An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. IEEE Trans Comput-Aided Des Integr Circuits Syst 24(1):4\u201317","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5163_CR27","unstructured":"van den Berg A (2007) Automation of wrapper design for the reuse of a bus, Network-on-Chip, or other functional interconnect as Test Access Mechanism in a chip. MSc Thesis, Delft University of Technology, The Netherlands"},{"key":"5163_CR28","doi-asserted-by":"crossref","unstructured":"van den Berg A, Ren P, Marinissen EJ, Goossens K, Gaydadjiev G (2008) Bandwidth analysis for reusing functional interconnect as Test Access Mechanism. In: Proceedings IEEE European test symposium (ETS). Lago Maggiore, Italy, pp 21\u201326","DOI":"10.1109\/ETS.2008.34"},{"key":"5163_CR29","doi-asserted-by":"crossref","unstructured":"Zorian Y, Marinissen EJ, Dey S (1998) Testing embedded-core based system chips. In: Proceedings IEEE international test conference (ITC). Washington, DC, USA, pp 130\u2013143","DOI":"10.1109\/TEST.1998.743146"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5163-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T00:33:30Z","timestamp":1685666010000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-010-5163-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7,10]]},"references-count":29,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2010,8]]}},"alternative-id":["5163"],"URL":"https:\/\/doi.org\/10.1007\/s10836-010-5163-x","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,7,10]]}}}