{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,23]],"date-time":"2026-03-23T11:00:14Z","timestamp":1774263614329,"version":"3.50.1"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1007\/s10836-010-5170-y","type":"journal-article","created":{"date-parts":[[2010,8,31]],"date-time":"2010-08-31T11:19:32Z","timestamp":1283253572000},"page":"549-557","source":"Crossref","is-referenced-by-count":22,"title":["JTAG Security System Based on Credentials"],"prefix":"10.1007","volume":"26","author":[{"given":"Keunyoung","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sang Guun","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taejun","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juho","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,9,1]]},"reference":[{"issue":"5\u20136","key":"5170_CR1","doi-asserted-by":"crossref","first-page":"407","DOI":"10.1016\/j.compeleceng.2007.05.003","volume":"33","author":"A Ashkenazi","year":"2007","unstructured":"Ashkenazi A, Akselrod D (2007) Platform independent overall security architecture in multi-processor system-on-chip integrated circuits for use in mobile phones and handheld devices. Comput Electr Eng 33(5\u20136):407\u2013424. doi: 10.1016\/j.compeleceng.2007.05.003","journal-title":"Comput Electr Eng"},{"issue":"1","key":"5170_CR2","first-page":"32","volume":"3","author":"MF Breeuwsma","year":"2006","unstructured":"Breeuwsma MF (2006) Forensic imaging of embedded systems using JTAG (boundary-scan). Int J Digit Forensics Incident Response 3(1):32\u201342. doi: 10.1016\/j.diin.2006.01.003","journal-title":"Int J Digit Forensics Incident Response"},{"key":"5170_CR3","doi-asserted-by":"crossref","unstructured":"Buskey RF, Frosik BB (Sep. 2006) Protected JTAG. International Conference Workshops on parallel Processing (ICPP), Montreal, Canada, pp 405\u2013414, doi: 10.1109\/ICPPW.2006.65","DOI":"10.1109\/ICPPW.2006.65"},{"key":"5170_CR4","doi-asserted-by":"crossref","unstructured":"Comulkiewicz M, Nikodem M, Tomczak T (May 2006) Low-cost and universal secure scan a design-for-test architecture for crypto chips. International Conference on Dependability of Computer Systems (DEPCOS-RELCOMEX), Szklarska Poreba, Poland, pp 282\u2013288, doi: 10.1109\/DEPCOS-RELCOMEX.2006.36","DOI":"10.1109\/DEPCOS-RELCOMEX.2006.36"},{"issue":"5","key":"5170_CR5","doi-asserted-by":"crossref","first-page":"457","DOI":"10.1007\/s10836-007-5000-z","volume":"23","author":"D Hely","year":"2007","unstructured":"Hely D, Bancel F, Flottes ML, Rouzeyre B (2007) Securing scan control in crypto chips. J Electron Test: Theory Appl 23(5):457\u2013464. doi: 10.1007\/s10836-007-5000-z","journal-title":"J Electron Test: Theory Appl"},{"key":"5170_CR6","doi-asserted-by":"crossref","unstructured":"Ihor V, Eduard H, Young SK, Bohdan K (Aug. 2008) Fast Digital TRNG Based on Metastable Ring Oscillator. Cryptographic Hardware and Embedded Systems(CHES), Washington, D.C, USA, pp 164\u2013180, doi: 10.1007\/978-3-540-85053-3_11","DOI":"10.1007\/978-3-540-85053-3_11"},{"key":"5170_CR7","unstructured":"Institute of Electrical and Electronic Engineers. Standard test access port and boundary-scan architecture. IEEE.Std. 1149.1\u20132001"},{"key":"5170_CR8","unstructured":"Jack B (2006) Exploiting embedded systems. Black Hat 2006, Las Vegas, USA, Available at http:\/\/www.blackhat.com\/presentations\/bh-europe-06\/bh-eu-06-Jack.pdf , Accessed 22 Sep 2009"},{"key":"5170_CR9","doi-asserted-by":"crossref","unstructured":"Kapur R (Oct. 2004) Security vs. test quality: are they mutually exclusive?. International Test Conference (ITC), Charlotte, USA, pp1414, doi: 10.1109\/TEST.2004.1387422","DOI":"10.1109\/TEST.2004.1387422"},{"key":"5170_CR10","doi-asserted-by":"crossref","unstructured":"Kocher P, Lee R, McGraw G, Raghunathan A, Ravi S (June 2004) Security as a new dimension in embedded system design. Design Automation Conference (DAC), San Diego, USA, pp 753\u2013760, doi: 10.1145\/996566.996771","DOI":"10.1145\/996566.996771"},{"issue":"1","key":"5170_CR11","first-page":"36","volume":"17","author":"R Kurt","year":"2010","unstructured":"Kurt R, Ramesh K (2010) Attacks and defenses for JTAG. IEEE Des Test Comput 17(1):36\u201347. doi: 10.1109\/MDT.2010.9","journal-title":"IEEE Des Test Comput"},{"key":"5170_CR12","doi-asserted-by":"crossref","unstructured":"Lee J, Tehranipoor M, Patel C, Plusquellic J (Oct. 2005) Securing scan design using lock & key technique. International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), Monterey, USA, pp 51\u201362, doi: 10.1109\/DFTVS.2005.58","DOI":"10.1109\/DFTVS.2005.58"},{"key":"5170_CR13","unstructured":"Moyer WC, Fitzsimmons ME (Sept. 2007) Integrated circuit security and method therefor. United States Patent, Patent No. US7266848B2"},{"issue":"3","key":"5170_CR14","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1007\/s10836-006-7720-x","volume":"22","author":"F Novak","year":"2006","unstructured":"Novak F, Biasizzo A (2006) Security extension for IEEE std 1149.1. J Electron Test: Theory Appl 22(3):301\u2013303. doi: 10.1007\/s10836-006-7720-x","journal-title":"J Electron Test: Theory Appl"},{"key":"5170_CR15","unstructured":"OMTP Hardware Working Group (March 2006) OMTP hardware requirements and defragmentation. Trusted Environment OMTP TR0. Open Mobile Terminal Platform"},{"key":"5170_CR16","unstructured":"Quynh D (Feb. 2009) Recommendation for Applications Using Approved Hash Algorithms. NIST Special Publication 800-107"},{"issue":"10","key":"5170_CR17","doi-asserted-by":"crossref","first-page":"2287","DOI":"10.1109\/TCAD.2005.862745","volume":"25","author":"B Yang","year":"2006","unstructured":"Yang B, Wu K, Karri R (2006) Secure scan: a design-for-test architecture for crypto chips. IEEE Trans Comput Aided Des Integr Circuits Syst 25(10):2287\u20132293. doi: 10.1109\/TCAD.2005.862745","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5170-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-010-5170-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5170-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T02:04:41Z","timestamp":1559268281000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-010-5170-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9,1]]},"references-count":17,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2010,10]]}},"alternative-id":["5170"],"URL":"https:\/\/doi.org\/10.1007\/s10836-010-5170-y","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,9,1]]}}}