{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,28]],"date-time":"2025-02-28T05:32:11Z","timestamp":1740720731909,"version":"3.38.0"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2010,11,6]],"date-time":"2010-11-06T00:00:00Z","timestamp":1289001600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1007\/s10836-010-5176-5","type":"journal-article","created":{"date-parts":[[2010,11,5]],"date-time":"2010-11-05T00:10:35Z","timestamp":1288915835000},"page":"659-666","source":"Crossref","is-referenced-by-count":13,"title":["Study of Read Recovery Dynamic Faults in 6T SRAMS and Method to Improve Test Time"],"prefix":"10.1007","volume":"26","author":[{"given":"Prashant","family":"Dubey","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akhil","family":"Garg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shashank","family":"Mahajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,11,6]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Adams RD, Cooley ES (1997) False write through and un-restored write electrical level fault models for SRAMs. Memory technology, design and testing, 1997. Proceedings., International Workshop on, pp 27\u201332, 11\u201312 Aug","key":"5176_CR1","DOI":"10.1109\/MTDT.1997.619391"},{"doi-asserted-by":"crossref","unstructured":"Al-Ars Z, van de Goor AJ (2001) Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs. Design, automation and test in Europe, 2001. Conference and exhibition 2001. Proceedings, pp 496\u2013503","key":"5176_CR2","DOI":"10.1109\/DATE.2001.915069"},{"doi-asserted-by":"crossref","unstructured":"Baker K et al (1999) Defect-based delay testing of resistive vias-contacts. A critical evaluation. Proc Int\u2019l Test Conf (ITC), pp 467\u2013476","key":"5176_CR3","DOI":"10.1109\/TEST.1999.805769"},{"doi-asserted-by":"crossref","unstructured":"Dilillo L, Al-Hashimi BM (2007) March CRF: an efficient test for complex read faults in SRAM memories. Design and diagnostics of electronic circuits and systems, 2007. DDECS \u203207. IEEE, pp 1\u20136, 11\u201313 April","key":"5176_CR4","DOI":"10.1109\/DDECS.2007.4295276"},{"doi-asserted-by":"crossref","unstructured":"Dilillo L, Girard P, Pravossoudovitch S, Virazel A, Bastian M (2005) Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13\u00a0\u03bcm and 90\u00a0nm technologies. Design automation conference, 2005. Proceedings. 42nd, pp 857\u2013862, 13\u201317 June","key":"5176_CR5","DOI":"10.1109\/DAC.2005.193935"},{"doi-asserted-by":"crossref","unstructured":"Garc\u00eda J, Corbal J, Cerd\u00e1 L, Valero M. Design and implementation of high-performance memory systems for future packet buffers. Proceedings of the 36th International Symposium on Microarchitecture (MICRO\u201336\u203203)","key":"5176_CR6","DOI":"10.1109\/MICRO.2003.1253211"},{"doi-asserted-by":"crossref","unstructured":"Gerosa G, Alexander M, Alvarez J, Croxton C, D\u2019Addeo M, Kennedy AR, Nicoletta C, Nissen JP, Philip R, Reed P, Sanchez H, Taylor SA, Burgess B (1997) A 250-MHz 5-W PowerPC microprocessor with on-chip L2 cache controller. Solid-State Circuits, IEEE Journal of 32(11): 1635\u20131649, Nov","key":"5176_CR7","DOI":"10.1109\/4.641684"},{"doi-asserted-by":"crossref","unstructured":"Hamdioui S, Wadsworth R, Delos Reyes J, van de Goor AJ (2003) Importance of dynamic faults for new SRAM technologies. European Test Workshop, 2003. Proceedings. The Eighth IEEE, pp 29\u201334, 25\u201328 May","key":"5176_CR8","DOI":"10.1109\/ETW.2003.1231665"},{"doi-asserted-by":"crossref","unstructured":"Khare JB, Shah AB, Raman A, Rayas G (2006) Embedded memory field returns\u2013trials and tribulations. Test conference, 2006. ITC \u203206. IEEE International, pp 1\u20136, 22\u201327 Oct","key":"5176_CR9","DOI":"10.1109\/TEST.2006.297673"},{"unstructured":"Li JCM, Tseng C-W; McCluskey EJ (2001) Testing for resistive opens and stuck opens. Test conference, 2001. Proceedings. International, pp 1049\u20131058","key":"5176_CR10"},{"issue":"5","key":"5176_CR11","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MDT.2002.1033788","volume":"19","author":"RR Montanes","year":"2002","unstructured":"Montanes RR, de Gyvez JP, Volf P (2002) Resistance characterization for weak open defects. Design & Test of Computers, IEEE 19(5):18\u201326","journal-title":"Design & Test of Computers, IEEE"},{"doi-asserted-by":"crossref","unstructured":"Needham W, Prunty C, Eng Hong Yeoh (1998) High volume microprocessor test escapes, an analysis of defects our tests are missing. Test conference, 1998. Proceedings. International, pp 25\u201334, 18\u201323 Oct","key":"5176_CR12","DOI":"10.1109\/TEST.1998.743133"},{"doi-asserted-by":"crossref","unstructured":"Sachdev M (1996) Test and testability techniques for open defects in RAM address decoders. European design and test conference, 1996. ED&TC 96. Proceedings, pp 428\u2013434, 11\u201314 Mar","key":"5176_CR13","DOI":"10.1109\/EDTC.1996.494336"},{"issue":"2","key":"5176_CR14","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/54.587738","volume":"14","author":"M Sachdev","year":"1997","unstructured":"Sachdev M (1997) Open defects in CMOS RAM address decoders. Design & Test of Computers, IEEE 14(2):26\u201333","journal-title":"Design & Test of Computers, IEEE"},{"unstructured":"Segura J, Hawkins C. How it works, how it fails. CMOS Electronics, pp 0, Wiley-IEEE Press","key":"5176_CR15"},{"doi-asserted-by":"crossref","unstructured":"Sharifkhani M, Jahinuzzaman SM, Sachdev M (2006) Dynamic data stability in SRAM cells and its implications on data stability tests. Memory technology, design, and testing, 2006. MTDT \u203206. 2006 IEEE International Workshop on, pp 7, pp 2\u20134 Aug","key":"5176_CR16","DOI":"10.1109\/MTDT.2006.12"},{"doi-asserted-by":"crossref","unstructured":"van de Goor Ad J, Al-Ars Z (2000) Functional memory faults: a formal notation and a taxonomy. VLSI test symposium, 2000. Proceedings. 18th IEEE, pp 281\u2013289","key":"5176_CR17","DOI":"10.1109\/VTEST.2000.843856"},{"key":"5176_CR18","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1007\/s10836-005-6146-1","volume":"21","author":"A Virazel","year":"2005","unstructured":"Virazel A et al (2005) Analysis of dynamic faults in embedded-SRAMs: implications for memory test. Journal of electronic testing: Theory and Applications 21:169\u2013179","journal-title":"Journal of electronic testing: Theory and Applications"},{"doi-asserted-by":"crossref","unstructured":"Yamauchi H (2009) Prospects for variation tolerant SRAM circuit designs. ASIC, 2009. ASICON \u203209. IEEE 8th International Conference on, pp 621\u2013624, 20\u201323 Oct","key":"5176_CR19","DOI":"10.1109\/ASICON.2009.5351322"},{"doi-asserted-by":"crossref","unstructured":"Zarrineh K, Deo AP, Adams RD (2000) Defect analysis and realistic fault model extensions for static random access memories. Memory technology, design and testing, 2000. Records of the 2000 IEEE International Workshop on, pp 119\u2013124","key":"5176_CR20","DOI":"10.1109\/MTDT.2000.868625"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5176-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-010-5176-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5176-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T16:12:58Z","timestamp":1740672778000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-010-5176-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11,6]]},"references-count":20,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2010,12]]}},"alternative-id":["5176"],"URL":"https:\/\/doi.org\/10.1007\/s10836-010-5176-5","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[2010,11,6]]}}}