{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T11:37:18Z","timestamp":1648985838472},"reference-count":11,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2010,10,23]],"date-time":"2010-10-23T00:00:00Z","timestamp":1287792000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1007\/s10836-010-5177-4","type":"journal-article","created":{"date-parts":[[2010,10,22]],"date-time":"2010-10-22T11:34:29Z","timestamp":1287747269000},"page":"667-677","source":"Crossref","is-referenced-by-count":3,"title":["Chiba Scan Delay Fault Testing with Short Test Application Time"],"prefix":"10.1007","volume":"26","author":[{"given":"Kazuteru","family":"Namba","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideo","family":"Ito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,10,23]]},"reference":[{"key":"5177_CR1","doi-asserted-by":"crossref","unstructured":"Dervisoglu BI, Stong GE (1991) Design for testability: using scan-path techniques for path-delay test and measurement. In: Proc. IEEE int\u2019l test conf., pp 365\u2013374","DOI":"10.1109\/TEST.1991.519696"},{"key":"5177_CR2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","volume-title":"Delay fault testing for VLSI 544 circuits","author":"A Krstic","year":"1998","unstructured":"Krstic A, Cheng KT (1998) Delay fault testing for VLSI circuits. Kluwer, Dordrecht"},{"issue":"12","key":"5177_CR3","doi-asserted-by":"crossref","first-page":"2777","DOI":"10.1093\/ietisy\/e88-d.12.2777","volume":"E88-D","author":"K Namba","year":"2005","unstructured":"Namba K, Ito H (2005) Scan design for two-pattern test without extra latches. IEICE Trans Inf Syst E88-D(12):2777\u20132785","journal-title":"IEICE Trans Inf Syst"},{"issue":"2","key":"5177_CR4","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1587\/transinf.E92.D.269","volume":"E92-D","author":"K Namba","year":"2009","unstructured":"Namba K, Ito H (2009) Test compression for robust testable path delay fault testing using interleaving and statistical coding. IEICE Trans Inf Syst E92-D(2):269\u2013282","journal-title":"IEICE Trans Inf Syst"},{"key":"5177_CR5","doi-asserted-by":"crossref","unstructured":"Pomeranz I, Reddy SM (1995) Static compaction for two-pattern test sets. In: Proc. IEEE Asian test symp., pp 222\u2013228","DOI":"10.1109\/ATS.1995.485340"},{"key":"5177_CR6","doi-asserted-by":"crossref","unstructured":"Rearick J (2001) Too much delay fault coverage is a bad thing. In: Proc. IEEE int\u2019l test conf., pp 624\u2013633","DOI":"10.1109\/TEST.2001.966682"},{"key":"5177_CR7","doi-asserted-by":"crossref","unstructured":"Reddy LN, Pomeranz I, Reddy SM (1992) COMPACTEST-II: a method to generate compact two-pattern test sets for combinational logic circuits. In: Proc IEEE\/ACM int\u2019l conf. comput.-aided des., pp 568\u2013574","DOI":"10.1109\/ICCAD.1992.279311"},{"key":"5177_CR8","unstructured":"Savir J, Patil S (1992) Skewed-load transition test: Part II, coverage. In: Proc. IEEE int\u2019l test conf., pp 714\u2013722"},{"key":"5177_CR9","doi-asserted-by":"crossref","unstructured":"Savir J, Patil S (1994) On broad-side delay test. In: Proc. IEEE VLSI test symp., pp 284\u2013290","DOI":"10.1109\/VTEST.1994.292299"},{"key":"5177_CR10","volume-title":"VLSI test principles and architectures: design for testability","author":"LT Wang","year":"2006","unstructured":"Wang LT, Wu CW, Wen X (2006) VLSI test principles and architectures: design for testability. Morgan Kaufmann, San Francisco"},{"key":"5177_CR11","doi-asserted-by":"crossref","unstructured":"Wang W, Gupta SK (1994) Weighted random robust path delay testing of synthesized multilevel circuits. In: Proc. IEEE VLSI test symp., pp 291\u2013297","DOI":"10.1109\/VTEST.1994.292298"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5177-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-010-5177-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5177-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T02:04:41Z","timestamp":1559268281000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-010-5177-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,23]]},"references-count":11,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2010,12]]}},"alternative-id":["5177"],"URL":"https:\/\/doi.org\/10.1007\/s10836-010-5177-4","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,10,23]]}}}