{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T22:44:44Z","timestamp":1648939484833},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2010,10,23]],"date-time":"2010-10-23T00:00:00Z","timestamp":1287792000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1007\/s10836-010-5181-8","type":"journal-article","created":{"date-parts":[[2010,10,22]],"date-time":"2010-10-22T11:32:57Z","timestamp":1287747177000},"page":"621-639","source":"Crossref","is-referenced-by-count":1,"title":["An Effective and Accurate Methodology for the Cell Internal Defect Diagnosis"],"prefix":"10.1007","volume":"26","author":[{"given":"Aymen","family":"Ladhar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Masmoudi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,10,23]]},"reference":[{"key":"5181_CR1","doi-asserted-by":"crossref","unstructured":"Amyeen E et al (2006) Improving precision using mixed level fault diagnosis. Proc Int Test conf 22.3. doi: 10.1109\/TEST.2006.297661","DOI":"10.1109\/TEST.2006.297661"},{"key":"5181_CR2","doi-asserted-by":"crossref","unstructured":"Bartenstein T, et al (2001) Diagnosing combinational logic designs using the single location at-a-time (slat) paradigm. Proc Int Test Conf 287\u2013296. doi: 10.1109\/TEST.2001.966644","DOI":"10.1109\/TEST.2001.966644"},{"key":"5181_CR3","doi-asserted-by":"crossref","unstructured":"Champac VC, Figueras J (1995) Testability of floating gate defects in sequential circuits. Proc VLSI Test Symposium 202\u2013207. doi: 10.1109\/VTEST.1995.512638","DOI":"10.1109\/VTEST.1995.512638"},{"key":"5181_CR4","doi-asserted-by":"crossref","unstructured":"Champac V, Rubio A, Figueras J (1994) Electrical model of the floating gate defect in CMOS IC\u2019s: implications on IDDQ testing. IEEE Trans CAD 359\u2013356. doi: 10.1109\/43.265677","DOI":"10.1109\/43.265677"},{"key":"5181_CR5","doi-asserted-by":"crossref","unstructured":"Desineni R et al (2006) A logic diagnosis methodology for improved localization and extraction of accurate defect behavior. Proc Int Test conf doi: 10.1109\/TEST.2006.297627","DOI":"10.1109\/TEST.2006.297627"},{"key":"5181_CR6","doi-asserted-by":"crossref","unstructured":"Di C, Jess J (1993) On accurate modeling and efficient simulation of CMOS opens. Proc Int Test Conf 857\u2013882. doi: 10.1109\/TEST.1993.470613","DOI":"10.1109\/TEST.1993.470613"},{"key":"5181_CR7","doi-asserted-by":"crossref","unstructured":"Fan X et al (2005) A novel stuck-at based method for transistor stuck-open fault diagnosis. Proc of Int Test 16.1. doi: 10.1109\/TEST.2005.1583996","DOI":"10.1109\/TEST.2005.1583996"},{"key":"5181_CR8","doi-asserted-by":"crossref","unstructured":"Fan X et al (2006) A gate level method for transistor-level bridging fault diagnosis. Proc VLSI Test Symp 266\u2013271. doi: 10.1109\/VTS.2006.6","DOI":"10.1109\/VTS.2006.6"},{"key":"5181_CR9","doi-asserted-by":"crossref","unstructured":"Fan X et al (2007) Extending gate-level diagnosis tools to CMOS intra-gate faults. Trans Silicon Debug and Diagnosis 685\u2013693. doi: 10.1049\/iet-cdt:20060206","DOI":"10.1049\/iet-cdt:20060206"},{"key":"5181_CR10","unstructured":"Hora C (2001) On electrical fault diagnosis tool in full-scan circuits. Workshop on Defect Based Testing 17\u201322"},{"key":"5181_CR11","doi-asserted-by":"crossref","unstructured":"Ladhar A, Masmoudi M (2009) Analysis and diagnosis of multiple simultaneous defects. Proc ICECS conference. 671\u2013675. doi: 10.1109\/ICECS.2009.5410808","DOI":"10.1109\/ICECS.2009.5410808"},{"key":"5181_CR12","doi-asserted-by":"crossref","unstructured":"Ladhar A, Bouzaida L, Masmoudi M (2009) Efficient and accurate method for intra-gate defect diagnoses in nanometer technology and volume data. in Proc of DATE conference 988\u2013993","DOI":"10.1109\/DATE.2009.5090808"},{"key":"5181_CR13","doi-asserted-by":"crossref","unstructured":"Ladhar A, Izaute I, Masmoudi M (2009) A new approach to diagnose multiple simultaneous defects. Proc of SCS conference doi: 978-1-4244-4397-0","DOI":"10.1109\/ICSCS.2009.5412621"},{"key":"5181_CR14","doi-asserted-by":"crossref","unstructured":"Ladhar A, Masmoudi M, Bouzaida L (2008) Extraction and simulation of potential bridging faults and open defects affecting standard cell libraries. Proc SCS conf. doi: 10.1109\/ICSCS.2008.4746914","DOI":"10.1109\/ICSCS.2008.4746914"},{"key":"5181_CR15","doi-asserted-by":"crossref","unstructured":"Li J, McCluskey EJ (2001) Testing for resistive opens and stuck opens. Proc Int Test Conf 1049\u20131058. doi: 10.1109\/TEST.2001.966731","DOI":"10.1109\/TEST.2001.966731"},{"key":"5181_CR16","doi-asserted-by":"crossref","unstructured":"Li J, McCluskey EJ (2002) Diagnosis for sequence dependent chips. Proc VLSI Test Symp Monterey, CA. 187\u2013192. doi: 10.1109\/VTS.2002.1011137","DOI":"10.1109\/VTS.2002.1011137"},{"key":"5181_CR17","doi-asserted-by":"crossref","unstructured":"Li J, McCluskey EJ (2005) Diagnosis of resistive-open and stuck-open defects in digital CMOS ICs. Trans on Computer aided Design 1748\u20131759. doi: 10.1109\/TCAD.2005.852457","DOI":"10.1109\/TCAD.2005.852457"},{"key":"5181_CR18","doi-asserted-by":"crossref","unstructured":"Liu J, Veneris A (2005) Incremental fault diagnosis. IEEE Trans Comput Aided Des Integrated Circ Syst 240\u2013252. doi: 10.1109\/TCAD.2004.841070","DOI":"10.1109\/TCAD.2004.841070"},{"key":"5181_CR19","doi-asserted-by":"crossref","unstructured":"Menon SM et al (1993) Testable design of BiCMOS circuits for stuck-open fault detection using single patterns. VLSI Test Symposium 296\u2013302. doi: 10.1109\/VTEST.1993.313362","DOI":"10.1109\/VTEST.1993.313362"},{"key":"5181_CR20","unstructured":"Mentor graphics documentation \u2018Calibre Query Server Manual\u2019 Calibre v2007.4"},{"key":"5181_CR21","unstructured":"Mentor graphics documentation, \u2018Standard Verification Rule Format (SVRF) Manual\u2019 Calibre v2007.4"},{"key":"5181_CR22","doi-asserted-by":"crossref","unstructured":"Sharma M et al (2007) Faster defect localization in nanometer technology based on defective cell diagnosis. Proc Int Test conf 15.3. doi: 10.1109\/TEST.2007.4437604","DOI":"10.1109\/TEST.2007.4437604"},{"key":"5181_CR23","doi-asserted-by":"crossref","unstructured":"Smith A, Veneris A, A Viglas (2004) Design diagnosis using Boolean satisfiability. In Proc IEEE Asia South Pacific Design Automation Conf 218\u2013223. doi: 10.1109\/ASPDAC.2004.1337569","DOI":"10.1109\/ASPDAC.2004.1337569"},{"key":"5181_CR24","doi-asserted-by":"crossref","unstructured":"Storey TM, Maly W (1991) CMOS bridging fault detection. Proc Int Test Conf 842\u2013851. doi: 10.1109\/TEST.1990.114102","DOI":"10.1109\/TEST.1990.114102"},{"key":"5181_CR25","doi-asserted-by":"crossref","unstructured":"Storey TM et al (1991) Stuck fault and current testing comparison using CMOS chip test. Proc Int Test Conf 311\u2013318. doi: 10.1109\/TEST.1991.519523","DOI":"10.1109\/TEST.1991.519523"},{"key":"5181_CR26","doi-asserted-by":"crossref","unstructured":"Venkataraman S, Drummonds S (2000) POIROT: a logic fault diagnosis tool and its applications. Proc Inter Test conf 253\u2013262. doi: 10.1109\/54.902819","DOI":"10.1109\/54.902819"},{"key":"5181_CR27","doi-asserted-by":"crossref","unstructured":"Waicukauski J, Lindblooom E (1989) Failure diagnosis of structured VLSI. Proc Design and Test of Computers 49-60. doi: 10.1109\/54.32421","DOI":"10.1109\/54.32421"},{"key":"5181_CR28","doi-asserted-by":"crossref","unstructured":"Wang Z et al (2003) An efficient and effective methodology on the multiple fault diagnosis. Proc Int Test Conf 329\u2013338. doi: 10.1109\/TEST.2003.1270855","DOI":"10.1109\/TEST.2003.1270855"},{"key":"5181_CR29","doi-asserted-by":"crossref","unstructured":"Xiaochun Y. Blanton RD (2008) An effective and flexible multiple defect diagnosis methodology using error propagation analysis. in Proc of IEEE Test conf. doi: 10.1109\/TEST.2008.4700595","DOI":"10.1109\/TEST.2008.4700595"},{"key":"5181_CR30","unstructured":"Xiaochun Y, Blanton RD (2008) Multiple defect diagnosis using no assumptions on failing pattern characteristics. in Proc of IEEE Design Automation Conf"},{"key":"5181_CR31","doi-asserted-by":"crossref","unstructured":"Zou W et al (2006) On methods to improve location based logic diagnosis. Proc VLSI Design 181\u2013187. doi: 10.1109\/VLSID.2006.123","DOI":"10.1109\/VLSID.2006.123"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5181-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-010-5181-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5181-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,5]],"date-time":"2019-06-05T19:21:18Z","timestamp":1559762478000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-010-5181-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,23]]},"references-count":31,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2010,12]]}},"alternative-id":["5181"],"URL":"https:\/\/doi.org\/10.1007\/s10836-010-5181-8","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,10,23]]}}}