{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,4,17]],"date-time":"2024-04-17T10:32:41Z","timestamp":1713349961619},"reference-count":74,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2010,11,27]],"date-time":"2010-11-27T00:00:00Z","timestamp":1290816000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1007\/s10836-010-5188-1","type":"journal-article","created":{"date-parts":[[2010,11,26]],"date-time":"2010-11-26T08:49:14Z","timestamp":1290761354000},"page":"599-619","source":"Crossref","is-referenced-by-count":7,"title":["On-Chip Delay Measurement Based Response Analysis for Timing Characterization"],"prefix":"10.1007","volume":"26","author":[{"given":"Ramyanshu","family":"Datta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antony","family":"Sebastine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashwin","family":"Raghunathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gary","family":"Carpenter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Nowka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,11,27]]},"reference":[{"key":"5188_CR1","doi-asserted-by":"crossref","unstructured":"Abaskharoun N, Hafed M, Roberts GW (2001) Strategies for on-chip sub-nanosecond signal capture and timing measurements. In: International symposium oncircuits and systems, IEEE, pp 174\u2013177","DOI":"10.1109\/ISCAS.2001.922200"},{"key":"5188_CR2","unstructured":"Artisan Components Inc (2002) TSMC 0.18\u00a0\u03bcm process 1.8 Standard Cell Library Databook"},{"key":"5188_CR3","unstructured":"Baker K, Gronthoud G, Lousberg M, Schanstra I, Hawkins C (1999) Defect-based delay testing of resisitive vias-contacts: a critical evaluation. In: International test conference, IEEE, pp 467\u2013476"},{"key":"5188_CR4","doi-asserted-by":"crossref","unstructured":"Balachandran H, Butler KM, Simpson N (2002) Facilitating rapid first silicon debug. In: International test conference, IEEE, pp 628\u2013637","DOI":"10.1109\/TEST.2002.1041814"},{"key":"5188_CR5","doi-asserted-by":"crossref","unstructured":"Balajee S, Majhi AK (1998) Automated AC (timing) characterization for digital circuit testing. In: International conference on VLSI design, IEEE, pp 374\u2013377","DOI":"10.1109\/ICVD.1998.646636"},{"issue":"6","key":"5188_CR6","doi-asserted-by":"crossref","first-page":"1265","DOI":"10.1109\/JSSC.1985.1052467","volume":"20","author":"M Bazes","year":"1985","unstructured":"Bazes M (1985) A novel precision MOS synchronous delay line. IEEE J Solid State Circuits 20(6):1265\u20131271","journal-title":"IEEE J Solid State Circuits"},{"issue":"12","key":"5188_CR7","doi-asserted-by":"crossref","first-page":"1934","DOI":"10.1109\/4.173124","volume":"27","author":"M Bazes","year":"1992","unstructured":"Bazes M, Ashuri R (1992) A novel CMOS digital clock and data decoder. IEEE J Solid State Circuits 27(12):1934\u20131940","journal-title":"IEEE J Solid State Circuits"},{"key":"5188_CR8","doi-asserted-by":"crossref","unstructured":"Borkar S, Karnik T, Narendra S, Tschanz J, Keshavarzi A, De V (2003) Parameter variations and impact on circuits and microarchitecture. In: Design automation conference, IEEE, pp 338\u2013342","DOI":"10.1145\/775832.775920"},{"key":"5188_CR9","doi-asserted-by":"crossref","unstructured":"Bota SA, Rosales M, Rossello JL, Segura J (2006) Low VDD vs. delay: is it really a good correlation metric for nanometer ICs. In: VLSI test symposium, IEEE, pp 358\u2013363","DOI":"10.1109\/VTS.2006.44"},{"issue":"2","key":"5188_CR10","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1109\/4.982424","volume":"37","author":"KA Bowman","year":"2002","unstructured":"Bowman KA, Duvall SG, Meindl JD (2002) Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J Solid State Circuits 37(2):183\u2013190","journal-title":"IEEE J Solid State Circuits"},{"key":"5188_CR11","unstructured":"Cao Y, Sato T, Orshansky M, Sylvester D, Hu C (2000) New paradigm of predictive MOSFET and interconnect modelling for early circuit simulation. In: Custom integrated circuits conference, IEEE, pp 201\u2013204"},{"key":"5188_CR12","doi-asserted-by":"crossref","unstructured":"Chan AH, Roberts GW (2001) A synthesizable fast and high-resolution timing measurement device using a component-invariant vernier delay line. In: International test conference, IEEE, pp 858\u2013867","DOI":"10.1109\/TEST.2001.966708"},{"key":"5188_CR13","doi-asserted-by":"crossref","unstructured":"Chan AH, Roberts GW (2002) A deep sub-micron timing measurement circuit using a single stage vernier delay line. In: Custom integrated circuits conference, IEEE, pp 77\u201380","DOI":"10.1109\/CICC.2002.1012770"},{"key":"5188_CR14","unstructured":"Chang JT-Y, Mccluskey EJ (1996) Detecting delay flaws by very-low-voltage testing. In: International test conference, IEEE, pp 367\u2013376"},{"key":"5188_CR15","unstructured":"Chen P, Liu S-I, Wu J (1997) A low power high accuracy CMOS time-to-digital converter. In: International symposium on circuits and systems, IEEE, pp 281\u2013284"},{"issue":"10","key":"5188_CR16","doi-asserted-by":"crossref","first-page":"858","DOI":"10.1049\/el:19970594","volume":"33","author":"P Chen","year":"1997","unstructured":"Chen P, Liu S-I, Wu J (1997) Highly accurate cyclic CMOS time-to-digital converter with extremely low power consumption. IEEE Electron Lett 33(10):858\u2013860","journal-title":"IEEE Electron Lett"},{"issue":"9","key":"5188_CR17","doi-asserted-by":"crossref","first-page":"954","DOI":"10.1109\/82.868466","volume":"47","author":"P Chen","year":"2000","unstructured":"Chen P, Liu S-I, Wu J (2000) A CMOS pulse-shrinking delay element for time interval measurement. IEEE Trans Circuits Syst II 47(9):954\u2013958","journal-title":"IEEE Trans Circuits Syst II"},{"key":"5188_CR18","unstructured":"Cheng K-H, Jiang S-Y, Chen Z-S (2003) BIST for clock jitter measurements. In: International symposium on circuits and systems, IEEE, pp V 577\u2013V 580"},{"issue":"4","key":"5188_CR19","doi-asserted-by":"crossref","first-page":"753","DOI":"10.1109\/23.467797","volume":"42","author":"J Christiansen","year":"1995","unstructured":"Christiansen J (1995) An integrated CMOS 0.15ns digital timing generator for TDCs and clock distribution systems. IEEE Trans Nucl Sci 42(4):753\u2013757","journal-title":"IEEE Trans Nucl Sci"},{"key":"5188_CR20","first-page":"349","volume":"34","author":"L Dadda","year":"1965","unstructured":"Dadda L (1965) Some schemes for parallel multipliers. Alta Freq 34:349\u2013356","journal-title":"Alta Freq"},{"issue":"4","key":"5188_CR21","doi-asserted-by":"crossref","first-page":"792","DOI":"10.1109\/JSSC.2006.870912","volume":"41","author":"S Das","year":"2006","unstructured":"Das S, Roberts D, Lee S, Pant S, Blaauw D, Austin T, Flautner K, Mudge T (2006) A self-tuning DVS processor using delay-error detection and correction. IEEE J Solid State Circuits 41(4):792\u2013804","journal-title":"IEEE J Solid State Circuits"},{"key":"5188_CR22","doi-asserted-by":"crossref","unstructured":"Datta R, Carpenter G, Nowka K, Abraham JA (2006) A scheme for on-chip timing characterization. In: VLSI test symposium, IEEE, pp 24\u201329","DOI":"10.1109\/VTS.2006.11"},{"key":"5188_CR23","unstructured":"Datta R, Gupta R, Sebastine A, Abraham JA, Dabreu M (2004) TriScan: a novel DFT technique for CMOS path delay fault testing. In: International test conference, IEEE, pp 1118\u20131127"},{"key":"5188_CR24","doi-asserted-by":"crossref","unstructured":"Datta R, Sebastine A, Abraham JA (2004) Delay fault testing and silicon debug using scan chains. In: European test symposium, IEEE, pp 46\u201351","DOI":"10.1109\/ETSYM.2004.1347600"},{"key":"5188_CR25","doi-asserted-by":"crossref","unstructured":"Datta R, Sebastine A, Raghunathan A, Abraham JA (2004) On-chip delay measurement for silicon debug. In: Great lakes symposium on VLSI, ACM, pp 145\u2013148","DOI":"10.1145\/988952.988988"},{"key":"5188_CR26","unstructured":"Dervisoglu B (1999) Design for testability: it is time to deliver it for time-to-market. In: International test conference, IEEE, pp 1102\u20131111"},{"issue":"2","key":"5188_CR27","doi-asserted-by":"crossref","first-page":"240","DOI":"10.1109\/4.823449","volume":"35","author":"P Dudek","year":"2000","unstructured":"Dudek P, Szczepanski S, Hatfield JV (2000) A high-resolution CMOS time-to-digital converter utilizing a vernier delay line. IEEE J Solid State Circuits 35(2):240\u2013247","journal-title":"IEEE J Solid State Circuits"},{"key":"5188_CR28","unstructured":"Duvall SG (2000) Statistical circuit modeling and optmization. In: International workshop on statistical metrology, IEEE, pp\u00a056\u201363"},{"issue":"5","key":"5188_CR29","doi-asserted-by":"crossref","first-page":"1239","DOI":"10.1109\/4.62148","volume":"25","author":"M Favalli","year":"1990","unstructured":"Favalli M, Olivo P, Damiani M, Ricco B (1990) Novel design for testability schemes for CMOS IC\u2019s. IEEE J Solid State Circuits 25(5):1239\u20131246","journal-title":"IEEE J Solid State Circuits"},{"key":"5188_CR30","doi-asserted-by":"crossref","unstructured":"Franco P, McCluskey EJ (1991) Delay testing of digital circuits by output waveform analysis. In: International test conference, IEEE, pp 798\u2013807","DOI":"10.1109\/TEST.1991.519745"},{"key":"5188_CR31","unstructured":"Genat J-F (1992) High resolution time-to-digital converter. Nuclear Instruments and Methods in Physics Research, A315"},{"key":"5188_CR32","unstructured":"Genat J-F, Rossel F (1988) Ultra high-speed time-to-digital converter. United States Patent no. 4719608"},{"issue":"3","key":"5188_CR33","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/23.603675","volume":"44","author":"MS Gorbics","year":"1997","unstructured":"Gorbics MS, Kelly J, Roberts KM, Sumner RL (1997) A high-resolution multihit time-to-digital converter integrated circuit. IEEE Trans Nucl Sci 44(3):379\u2013384","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"5188_CR34","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1109\/4.278359","volume":"29","author":"CT Gray","year":"1994","unstructured":"Gray CT, Liu W, Noije WAV, Hughes TA, RKC III (1994) A sampling technique and its CMOS implementation with 1 Gb\/s bandwidth and 25 ps resolution. IEEE J Solid State Circuits 29(3):340\u2013349","journal-title":"IEEE J Solid State Circuits"},{"key":"5188_CR35","doi-asserted-by":"crossref","unstructured":"Hawkins C, Keshavarzi A, Segura J (2003) A view from the bottom: nanometer technology AC parametric failures\u2014why, where, and how to detect. In: International symposium on defect and fault tolerance, IEEE, pp 267\u2013276","DOI":"10.1109\/DFTVS.2003.1250121"},{"key":"5188_CR36","unstructured":"Hsiao M-J, Huang J-R, Yang S-S, Chang T-Y (2001) A built-in timing parametric measurement unit. In: International test conference, IEEE, pp 315\u2013322"},{"key":"5188_CR37","doi-asserted-by":"crossref","unstructured":"Kinra A (1999) Towards reducing functional only fails for the UltraSPARC microprocessors. In: International test conference, IEEE, pp 147\u2013154","DOI":"10.1109\/TEST.1999.805624"},{"issue":"4","key":"5188_CR38","doi-asserted-by":"crossref","first-page":"1104","DOI":"10.1109\/23.322866","volume":"41","author":"C Ljuslin","year":"1994","unstructured":"Ljuslin C, Christiansen J, Marchioro A, Klingsheim O (1994) An integrated 16-channel CMOS time to digital converter. IEEE Trans Nucl Sci 41(4):1104\u20131108","journal-title":"IEEE Trans Nucl Sci"},{"key":"5188_CR39","doi-asserted-by":"crossref","unstructured":"Maly W, Nigh P (1988) Built-in current testing - feasibility study. In: International conference on computer aided design, IEEE, pp 340\u2013343","DOI":"10.1109\/ICCAD.1988.122524"},{"key":"5188_CR40","doi-asserted-by":"crossref","unstructured":"Mao W, Ciletti MD (1990) A variable observation time method for testing delay faults. In: Design automation conference, ACM\/IEEE, pp 728\u2013731","DOI":"10.1145\/123186.123454"},{"key":"5188_CR41","doi-asserted-by":"crossref","unstructured":"Maxwell P, Hartanto I, Bentz L (2000) Comparing functional and structural tests. In: International test conference, IEEE, pp 400\u2013407","DOI":"10.1109\/TEST.2000.894231"},{"issue":"2","key":"5188_CR42","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1109\/4.982427","volume":"37","author":"M Miyazaki","year":"2002","unstructured":"Miyazaki M, Ono G, Ishibashi K (2002) A 1.2-GIPS\/W microprocessor using speed-adaptive threshold-voltage CMOS with forward bias. IEEE J Solid State Circuits 37(2):210\u2013217","journal-title":"IEEE J Solid State Circuits"},{"key":"5188_CR43","doi-asserted-by":"crossref","unstructured":"Naffziger S, Stackhouse B, Grutkowski T (2005) The implementation of a 2-core multi-threaded itanium processor. In: International solid state circuits conference, IEEE, pp 182\u2013184","DOI":"10.1109\/ISSCC.2005.1493929"},{"key":"5188_CR44","doi-asserted-by":"crossref","unstructured":"Nassif SR (2000) Modeling and forecasting of manufacturing variations. In: International workshop on statistical metrology, IEEE, pp 2\u201310","DOI":"10.1109\/IWSTM.2000.869299"},{"key":"5188_CR45","doi-asserted-by":"crossref","unstructured":"Needham W, Gollakota N (1996) DFT strategy for intel microprocessors. In: International test conference, IEEE, pp 396\u2013399","DOI":"10.1109\/TEST.1996.557029"},{"key":"5188_CR46","doi-asserted-by":"crossref","unstructured":"Needham et al (1998) High volume microprocessor test escapes, an analysis of defects our tests are missing. In: International test conference, IEEE, pp 25\u201334","DOI":"10.1109\/TEST.1998.743133"},{"key":"5188_CR47","doi-asserted-by":"crossref","unstructured":"Parvathala P, Maneparambil K, Lindsay W (2002) FRITS - a microprocessor functional BIST method. In: International test conference, IEEE, pp 590\u2013598","DOI":"10.1109\/TEST.2002.1041810"},{"key":"5188_CR48","doi-asserted-by":"crossref","unstructured":"Pham D, Asano S, Bolliger M, Day M, Hofstee HP, Johns C, Kahle J, Kameyama A, Keaty J, Masubuchi Y, Riley M, Shippy D, Stasiak D, Suzuoki M, Wang M, Warnock J, Weitzel S, Wendel D, Yamazaki T, Yazawa K (2005) The design and implementation of a first generation CELL processor. In: International solid state circuits conference, IEEE, pp 184\u2013186","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"5188_CR49","doi-asserted-by":"crossref","unstructured":"Pramanick AK, Reddy SM (1989) On the computation of the ranges of detected delay fault sizes. In: International conference on computer aided design, IEEE, pp 126\u2013129","DOI":"10.1109\/ICCAD.1989.76919"},{"issue":"11","key":"5188_CR50","doi-asserted-by":"crossref","first-page":"1279","DOI":"10.1109\/82.885134","volume":"47","author":"K Raahemifar","year":"2000","unstructured":"Raahemifar K, Ahmadi M (2000) Design for testability techniques for detecting delay faults in CMOS\/BiCMOS logic families. IEEE Trans Circuits Syst II 47(11):1279\u20131290","journal-title":"IEEE Trans Circuits Syst II"},{"key":"5188_CR51","doi-asserted-by":"crossref","unstructured":"Rahkonen T, Kostamovaara J (1990) Pulsewidth measurement using an integrated pulse shrinking delay line. In: International symposium on circuits and systems, IEEE, pp 578\u2013581","DOI":"10.1109\/ISCAS.1990.112125"},{"key":"5188_CR52","doi-asserted-by":"crossref","unstructured":"Rahkonen T, Kostamovaara J, Saynajakangas S (1988) CMOS ASIC devices for the measurement of short time intervals. In: International symposium on circuits and systems, IEEE, pp 1593\u20131596","DOI":"10.1109\/ISCAS.1988.15237"},{"issue":"8","key":"5188_CR53","doi-asserted-by":"crossref","first-page":"887","DOI":"10.1109\/4.231325","volume":"28","author":"T Rahkonen","year":"1993","unstructured":"Rahkonen T, Kostamovaara JT (1993) The use of CMOS delay lines for digitization of short time intervals. IEEE J Solid State Circuits 28(8):887\u2013894","journal-title":"IEEE J Solid State Circuits"},{"key":"5188_CR54","unstructured":"Rahkonen T, Malo E, Kostamovaara J (1996) A 3V fully integrated digital FM demodulator based on a CMOS pulse-shrinking delay line. In: International symposium on circuits and systems, IEEE, pp 572\u2013575"},{"issue":"9","key":"5188_CR55","doi-asserted-by":"crossref","first-page":"984","DOI":"10.1109\/4.406397","volume":"30","author":"E Raisanen-Ruotsalainen","year":"1995","unstructured":"Raisanen-Ruotsalainen E, Rahkonen T, Kostamovaara J (1995) A low-power CMOS time-to-digital converter. IEEE J Solid State Circuits 30(9):984\u2013990","journal-title":"IEEE J Solid State Circuits"},{"key":"5188_CR56","doi-asserted-by":"crossref","unstructured":"Raychowdhury A, Ghosh S, Bhunia S, Ghosh D, Roy K (2005) A novel delay fault testing methodology using on-chip low overhead delay measurement hardware at strategic test points. In: European test symposium, IEEE, pp 108\u2013113","DOI":"10.1109\/ETS.2005.2"},{"key":"5188_CR57","doi-asserted-by":"crossref","unstructured":"Sachdev M, Janssen P, Zieren V (1998) Defect detection with transient current testing and its potential for deep sub-micron CMOS ICs. In: International test conference, IEEE, pp 204\u2013213","DOI":"10.1109\/TEST.1998.743153"},{"issue":"1","key":"5188_CR58","doi-asserted-by":"crossref","first-page":"512","DOI":"10.1109\/23.34492","volume":"36","author":"O Sasaki","year":"1989","unstructured":"Sasaki O, Taniguchi T, Ohska TK, Mori H, Nonaka T, Kaminishi K, Tsukuda A, Nishimura H, Takeda M, Kawakami Y (1989) 1.2ghz GaAs shift register IC for dead-time-less TDC application. IEEE Trans Nucl Sci 36(1):512\u2013516","journal-title":"IEEE Trans Nucl Sci"},{"key":"5188_CR59","doi-asserted-by":"crossref","unstructured":"Savir J (1992) Skewed load transition test: part I, calculus. In: International test conference, IEEE, pp 705\u2013713","DOI":"10.1109\/TEST.1992.527892"},{"key":"5188_CR60","unstructured":"Savir J (1992) Skewed load transition test: part II, coverage. In: International test conference, IEEE, pp 714\u2013722"},{"key":"5188_CR61","doi-asserted-by":"crossref","unstructured":"Savir J (1994) On broad-side delay test. In: VLSI test symposium, IEEE, pp 284\u2013290","DOI":"10.1109\/VTEST.1994.292299"},{"key":"5188_CR62","doi-asserted-by":"crossref","unstructured":"Segura J, Keshavarzi A, Soden J, Hawkins C (2002) Parametric failures in CMOS ICs - a defect-based analysis. In: International test conference, IEEE, pp 90\u201399","DOI":"10.1109\/TEST.2002.1041749"},{"key":"5188_CR63","unstructured":"Silicon Ensemble. Auto place and route tool"},{"issue":"6","key":"5188_CR64","doi-asserted-by":"crossref","first-page":"1748","DOI":"10.1109\/4.45016","volume":"24","author":"A Stevens","year":"1989","unstructured":"Stevens A, Vanberg RP, Spiegel JVD, Williams HH (1989) A Time-to-voltage converter and analog memory for colliding beam detectors. IEEE J Solid State Circuits 24(6):1748\u20131752","journal-title":"IEEE J Solid State Circuits"},{"issue":"4","key":"5188_CR65","doi-asserted-by":"crossref","first-page":"536","DOI":"10.1109\/4.753687","volume":"34","author":"V Stojanovic","year":"1999","unstructured":"Stojanovic V, Oklobdzija V (1999) Comparative analysis of master-slave latches and flip-flops for high-performance and low power systems. IEEE J Solid State Circuits 34(4):536\u2013548","journal-title":"IEEE J Solid State Circuits"},{"key":"5188_CR66","doi-asserted-by":"crossref","unstructured":"Su C, Chen Y-T, Huang M-J, Chen G-N, Lee C-L (2000) All digital built-in delay and crosstalk measurement for on-chip buses. In: Design automation and test in Europe conference and exhibition, IEEE, pp 527\u2013531","DOI":"10.1145\/343647.343841"},{"key":"5188_CR67","unstructured":"Synopsis Inc. Primetime Reference (2000) Version 2000.11"},{"issue":"4","key":"5188_CR68","doi-asserted-by":"crossref","first-page":"636","DOI":"10.1109\/JSSC.2004.825121","volume":"39","author":"S Tam","year":"2004","unstructured":"Tam S, Limaye RD, Desai UN (2004) Clock generation and distribution for the 130-nm itanium 2 processor with 6-MB on-die L3 cache. IEEE J Solid State Circuits 39(4):636\u2013642","journal-title":"IEEE J Solid State Circuits"},{"key":"5188_CR69","doi-asserted-by":"crossref","unstructured":"Tisa S, Lotito A, Giudice A, Zappa F (2003) Monolithic time-to-digital converter with 20ps resolution. In: European solid state circuits conference, IEEE, pp 465\u2013468","DOI":"10.1109\/ESSCIRC.2003.1257173"},{"key":"5188_CR70","unstructured":"University of Texas at Austin. EE382M VLSI-2 class notes. http:\/\/www.ece.utexas.edu\/~mcdermot . Accessed 2003"},{"issue":"3","key":"5188_CR71","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MDT.2002.1003792","volume":"19","author":"B Vermeulen","year":"2002","unstructured":"Vermeulen B, Goel SK (2002) Design for debug: catching design errors in digital chips. IEEE Des Test Comput 19(3):37\u201345","journal-title":"IEEE Des Test Comput"},{"key":"5188_CR72","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"13","author":"C Wallace","year":"1964","unstructured":"Wallace C (1964) A suggestion for a fast multiplier. IEEE Trans Comput 13:14\u201317","journal-title":"IEEE Trans Comput"},{"key":"5188_CR73","doi-asserted-by":"crossref","unstructured":"Wood TJ (1999) The test and debug features of the AMD-K7 TM microprocessor. In: International test conference, IEEE, pp 130\u2013136","DOI":"10.1109\/TEST.1999.805622"},{"issue":"1\u20132","key":"5188_CR74","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1023\/A:1008365428314","volume":"16","author":"WC Wu","year":"2000","unstructured":"Wu WC, Lee CL, Wu MS, Chen JE, Abadir MS (2000) Oscillation ring delay test for high performance microprocessors. J Electron Test: Theory Appl 16(1\u20132):147\u2013155","journal-title":"J Electron Test: Theory Appl"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5188-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-010-5188-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-010-5188-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T22:04:41Z","timestamp":1559253881000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-010-5188-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11,27]]},"references-count":74,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2010,12]]}},"alternative-id":["5188"],"URL":"https:\/\/doi.org\/10.1007\/s10836-010-5188-1","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11,27]]}}}