{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:28:28Z","timestamp":1747805308848},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2011,6,25]],"date-time":"2011-06-25T00:00:00Z","timestamp":1308960000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1007\/s10836-011-5231-x","type":"journal-article","created":{"date-parts":[[2011,6,25]],"date-time":"2011-06-25T15:39:42Z","timestamp":1309016382000},"page":"441-453","source":"Crossref","is-referenced-by-count":3,"title":["Histogram-Based Calibration of Capacitor Mismatch and Comparator Offset for 1-Bit\/Stage Pipelined ADCs"],"prefix":"10.1007","volume":"27","author":[{"given":"Xuan-Lun","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ping-Ying","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan-Chi","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiun-Lang","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,6,25]]},"reference":[{"issue":"12","key":"5231_CR1","doi-asserted-by":"crossref","first-page":"2602","DOI":"10.1109\/JSSC.2010.2073194","volume":"45","author":"AMA Ali","year":"2010","unstructured":"Ali AMA et al (2010) A 16-bit 250-MS\/s IF sampling pipelined ADC with background calibration. IEEE J Solid-State Circuits 45(12):2602\u20132612","journal-title":"IEEE J Solid-State Circuits"},{"key":"5231_CR2","doi-asserted-by":"crossref","unstructured":"Bernal O, Bony F, Laquerre P, Lescure M (2006) Digitally self-calibrated pipelined analog-to-digital converter. In: IEEE instrumentation and measurement technology conference, pp 900\u2013904","DOI":"10.1109\/IMTC.2006.328243"},{"key":"5231_CR3","unstructured":"Chen D, Yu Z, Geiger R (2005) An adaptive, truly background calibration method for high speed pipeline ADC design. In: IEEE international symposium on circuits and systems, vol 6, pp 6190\u20136193"},{"issue":"12","key":"5231_CR4","doi-asserted-by":"crossref","first-page":"2139","DOI":"10.1109\/JSSC.2004.836232","volume":"39","author":"Y Chiu","year":"2004","unstructured":"Chiu Y, Gray PR, Nikoli\u0107 B (2004) A 14-b 12-MS\/s CMOS pipeline ADC with over 100-dB SFDR. IEEE J Solid-State Circuits 39(12):2139\u20132151","journal-title":"IEEE J Solid-State Circuits"},{"issue":"1","key":"5231_CR5","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/TCSI.2003.821306","volume":"51","author":"Y Chiu","year":"2004","unstructured":"Chiu Y, Tsang CW, Nikoli\u0107 B, Gray PR (2004) Least mean square adaptive digital background calibration of pipelined analog-to-digital converters. IEEE Trans Circuits Syst - I 51(1):38\u201346","journal-title":"IEEE Trans Circuits Syst - I"},{"issue":"6","key":"5231_CR6","doi-asserted-by":"crossref","first-page":"674","DOI":"10.1109\/JSSC.2002.1004571","volume":"37","author":"S-Y Chuang","year":"2002","unstructured":"Chuang S-Y, Sculley TL (2002) A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A\/D converter. IEEE J Solid-State Circuits 37(6):674\u2013683","journal-title":"IEEE J Solid-State Circuits"},{"key":"5231_CR7","unstructured":"Dai X, Chen D, Geiger R (2005) A cost-effective histogram test-based algorithm for digital calibration of high-precision pipelined ADCs. In: IEEE international symposium on circuits and systems, vol 5, pp\u00a04831\u20134834"},{"key":"5231_CR8","doi-asserted-by":"crossref","unstructured":"Goes J, Franca JE (1996) An analogue self-calibration technique for high-resolution video-rate pipelined A\/D converters. In: Midwest symposium on circuits and systems, vol 2, pp\u00a0740\u2013743","DOI":"10.1109\/MWSCAS.1995.510195"},{"issue":"12","key":"5231_CR9","doi-asserted-by":"crossref","first-page":"1485","DOI":"10.1109\/TIM.2004.834080","volume":"53","author":"J Guo","year":"2004","unstructured":"Guo J, Law W, Helms WJ, Allstot DJ (2004) Digital calibration for monotonic pipelined A\/D converters. IEEE Trans Instrum Meas 53(12):1485\u20131492","journal-title":"IEEE Trans Instrum Meas"},{"key":"5231_CR10","unstructured":"Huang X-L, Yu Y-C, Huang J-L (2008) Calibrating capacitor mismatch and comparator offset for 1-bit\/stage pipelined ADCs. In: IEEE international mixed-signals, sensors, and systems test workshop, pp 1\u20136"},{"key":"5231_CR11","unstructured":"Huang X-L, Kang P-Y, Yu Y-C, Huang J-L (2009) Co-calibration of capacitor mismatch and comparator offset for 1-bit\/stage pipelined ADCs. In: IEEE international symposium on VLSI design, automation, and test, pp 263\u2013266"},{"key":"5231_CR12","unstructured":"Jin L, Chen D, Geiger R (2005) A digital self-calibration algorithm for ADCs based on histogram test using low-linearity input signals. In: IEEE international symposium on circuits and systems, vol 2, pp 1378\u20131381"},{"issue":"3","key":"5231_CR13","doi-asserted-by":"crossref","first-page":"1188","DOI":"10.1109\/TIM.2005.847240","volume":"54","author":"L Jin","year":"2005","unstructured":"Jin L, Parthasarathy K, Kuyel T, Chen D, Geiger RL (2005) Accurate testing of analog\u2013to\u2013digital converters using low linearity signals with stimulus error identification and removal. IEEE Trans Instrum Meas 54(3):1188\u20131199","journal-title":"IEEE Trans Instrum Meas"},{"issue":"12","key":"5231_CR14","doi-asserted-by":"crossref","first-page":"1207","DOI":"10.1109\/4.261994","volume":"28","author":"AN Karanicolas","year":"1993","unstructured":"Karanicolas AN, Lee H-S, Bacrania KL (1993) A 15-b 1-Msample\/s digitally self-calibrated pipeline ADC. IEEE J Solid-State Circuits 28(12):1207\u20131215","journal-title":"IEEE J Solid-State Circuits"},{"issue":"12","key":"5231_CR15","doi-asserted-by":"crossref","first-page":"1679","DOI":"10.1109\/4.173093","volume":"27","author":"S-H Lee","year":"1992","unstructured":"Lee S-H, Song B-S (1992) Digital-domain calibration of multistep analog-to-digital converters. IEEE J Solid-State Circuits 27(12):1679\u20131688","journal-title":"IEEE J Solid-State Circuits"},{"issue":"6","key":"5231_CR16","doi-asserted-by":"crossref","first-page":"930","DOI":"10.1109\/JSSC.1987.1052840","volume":"22","author":"H Ohara","year":"1987","unstructured":"Ohara H, Ngo HX, Armstrong MJ, Rahim CF, Gray PR (1987) A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral. IEEE J Solid-State Circuits SC-22(6):930\u2013938","journal-title":"IEEE J Solid-State Circuits SC-"},{"issue":"2","key":"5231_CR17","doi-asserted-by":"crossref","first-page":"448","DOI":"10.1109\/TIM.2004.823317","volume":"53","author":"B Provost","year":"2004","unstructured":"Provost B, S\u00e1nchez-Sinencio E (2004) A practical self-calibration scheme implementation for pipeline ADC. IEEE Trans Instrum Meas 53(2):448\u2013456","journal-title":"IEEE Trans Instrum Meas"},{"issue":"9","key":"5231_CR18","doi-asserted-by":"crossref","first-page":"1321","DOI":"10.1109\/82.718603","volume":"45","author":"P Rombouts","year":"1998","unstructured":"Rombouts P, Weyten L (1998) A digital error-averaging technique for pipelined A\/D conversion. IEEE Trans Circuits Syst - II 45(9):1321\u20131323","journal-title":"IEEE Trans Circuits Syst - II"},{"issue":"6","key":"5231_CR19","doi-asserted-by":"crossref","first-page":"1324","DOI":"10.1109\/4.90028","volume":"23","author":"B-S Song","year":"1988","unstructured":"Song B-S, Tompsett MF, Lakshmikumar KR (1988) A 12-bit 1-Msample\/s capacitor error-averaging pipelined A\/D converter. IEEE J Solid-State Circuits 23(6):1324\u20131333","journal-title":"IEEE J Solid-State Circuits"},{"issue":"11","key":"5231_CR20","doi-asserted-by":"crossref","first-page":"1799","DOI":"10.1109\/JSSC.2004.835826","volume":"39","author":"X Wang","year":"2004","unstructured":"Wang X, Hurst PJ, Lewis SH (2004) A 12-bit 20-Msample\/s pipelined analog-to-digital converter with nested digital background calibration. IEEE J Solid-State Circuits 39(11):1799\u20131808","journal-title":"IEEE J Solid-State Circuits"},{"issue":"10","key":"5231_CR21","doi-asserted-by":"crossref","first-page":"2780","DOI":"10.1109\/JSSC.2009.2028756","volume":"44","author":"H Wang","year":"2009","unstructured":"Wang H, Wang X, Hurst PJ, Lewis SH (2009) Nested digital background calibration of a 12-bit pipelined ADC without an input SHA. IEEE J Solid-State Circuits 44(10):2780\u20132789","journal-title":"IEEE J Solid-State Circuits"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5231-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-011-5231-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-011-5231-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,12]],"date-time":"2019-06-12T09:10:12Z","timestamp":1560330612000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-011-5231-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,25]]},"references-count":21,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2011,8]]}},"alternative-id":["5231"],"URL":"https:\/\/doi.org\/10.1007\/s10836-011-5231-x","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6,25]]}}}